ADDED COMPONENTS

- 1- Mux to select pc+4 or data to write a register.
- 2- Mux to select address from instruction or (memory or register).
- 3- Register file consist of 3 registers with 1 bit.
- 4- B_new signal.
- 5- Link signal.
- 6- Addr_from_mem signal.
- 7- Flag sig signal.

Simulations

1- Sim_1

Srlv \$2, \$1, \$0

Sw \$2, 0(\$3)


Jalm \$5, 0(\$3)

Add \$4, \$0, \$1

Sub \$4, \$0, \$1

Initial;

$$$0 = 0x40$$
 $$1 = 0x2$ $$2 = 0x4$ $$3 = 0x4$



$$Srlv -> $2 = 0x10$$

Sw -> mem[4] = 0x10

Jalm -> branch to 0x10, \$5 = 0xc

Add -> X

Sub -> \$4 = 0x3e

2- Sim_2

Sub \$2, \$1, \$0

Bmn 0(\$3)

Or \$2, \$2, \$0

Add \$2, \$1, \$0

Bmn 4(\$3)

Add \$2, \$1, \$3

Add \$2, \$2, \$0

Initial;

\$1 = 0x7 \$0 = 0xc \$3 = 0x8

mem[8] = 0xc mem[12] = 0x18

├ -{> /processor/pc	32'h0000001c	32'h0000	00000	32'h00000	004	32'h00000	00c	32'h00000	010	32'h00000	014	32'h00000	018	32'h00
<pre>/processor/clk</pre>	1'h0													
├�� /processor/instruc	32'h00000000	32'h0020	1022	32'h54600	000	32'h00201	020	32h54600	004	32'h00231	020	32'h00401	020	32'h00
├�️ /processor/mem[8]	8'h00	8'h00												
├ <mark>-</mark> /processor/mem[9]	8'h40	8'h40												
├ <mark>-</mark> /processor/mem[10]	8'h10	8'h10												
├ <mark>-</mark> /processor/mem[11]	8'h25	8'h25												
├ <mark>-</mark> /processor/mem[12]	8'h00	8'h00												
├ <mark>-</mark> /processor/mem[13]	8'h20	8'h20												
├ <mark>-</mark> /processor/mem[14]	8'h10	8'h10												
├ <mark>-</mark> /processor/mem[15]	8'h20	8'h20												
🛶 /processor/registerfile[0]	32'h0000000c	32'h0000	000c											
├�️ /processor/registerfile[1]	32'h00000007	32'h0000	0007											
🛶 /processor/registerfile[2]	32'h0000001b	32'h	32'hfffffff	b			32'h00000	013			32'h00000	00f	32'h00000	01b
├�️ /processor/registerfile[3]	32'h00000008	32'h0000	8000											
<pre>/processor/flag_registers[2]</pre>	1'h0													

sub -> \$2 = -5

 $bmn \rightarrow branch to 0xc (N = 1)$

or -> X

add -> \$2 = 0x13

bmn -> not branch (N = 0)

add -> \$2 = 0xf

add -> \$2 = 0x1b

3- Sim_3

add \$2, \$0, \$1

brz \$3

sw \$3, 0(\$4)

add \$2, \$2, \$1

brz \$5

lw \$0, 0(\$4)

add \$2, \$0, \$1

Initial;

\$0 = -1

\$1 = 0x1

\$3 = 0xc

\$4 = 0x4

\$5 = 0x18

mem[4] = 0x34

⊢ ⇔ /processor/pc	-No Data-	32'h00000000	32'h00000004	32'h0000000	c 32'h000	00010	32'h0000	0014	32'h0000	0018	32'h0
<pre>/processor/clk</pre>	-No Data-										
⊢ ∜ /processor/instruc	-No Data-	32'h00011020	32h00600014	32'h0041102	0 32'h00a	00014	32'h8c80	0000	32'h0001	1030	32'h0
/processor/mem[4]	-No Data-	(8'h00									
/processor/mem[5]	-No Data-	(8'h60									
-🔷 /processor/mem[6]	-No Data-	8'h00									
-👉 /processor/mem[7]	-No Data-	8'h14									
	-No Data-	32'hfffffff						32'h0000	0034		
-🔷 /processor/registerfile[1]	-No Data-	32'h00000001									
-🔷 /processor/registerfile[2]	-No Data-	(32'h00000000		32	h00000001					32'h0000	0035
-🔷 /processor/registerfile[3]	-No Data-	32'h0000000c									
🥠 /processor/registerfile[4]	-No Data-	32'h00000004									
/processor/registerfile[5]	-No Data-	32'h00000018									
/processor/flag_registers[0]	-No Data-		_								

Add -> \$2 = 0

Brz -> branch to 0xc

Sw -> X

Add -> \$2 = 0x1

Brz -> not branch

Lw -> \$0 = 0x34

Add -> \$2 = 0x35

4- Sim_4

add \$2, \$0, \$1

bz (target = 3)

sw \$3, 0(\$4)

add \$2, \$2, \$1

bz (target = 6)

lw \$0, 0(\$4)

add \$2, \$0, \$1

Initial;

\$0 = -1

\$1 = 0x1

\$3 = 0x14 \$4 = 0x4

mem[4] = 0x26

+	-No Data-	32'h00000000	32'h00000	004	32'h00000	00c	32'h00000	010	32'h00000	014	32'h00000	018	32'h00
/processor/clk	-No Data-												
+	-No Data-	32'h00011020	32'h60000	003	32'h00411	020	32'h60000	006	32'h8c800	000	32'h00011	020	32'h00
+	-No Data-	8'h60											
+	-No Data-	8'h00											
+	-No Data-	8'h00											
+	-No Data-	8'h03											
🚣 🥠 /processor/registerf	No Data-	32'hfffffff								32'h00000	026		
🚣 🔷 /processor/registerf	No Data-	32'h00000001											
+	No Data-	32'h00000000				32'h00000	001					32'h00000	027
🚣 🔷 /processor/registerf	No Data-	32'h00000014											
+	No Data-	32'h00000004											
/processor/flag_reg	-No Data-												

Add -> \$2 = 0

Bz -> branch to 0xc

 $Sw \rightarrow X$

Add -> \$2 = 0x1

Bz -> not branch

Lw -> \$0 = 0x26

Add -> \$2 = 0x27

5- Sim_5

Sub \$2, \$1, \$0

Balrn \$3, \$6

Or \$2, \$2, \$0

Add \$2, \$1, \$0

Balrn \$4, \$6

Add \$2, \$1, \$3

Add \$2, \$2, \$0

Initial;

\$1 = 0x7 \$0 = 0xc \$3 = 0xc \$4 = 0x18

⊥ - ♦ /processor/pc	32'h0000001c	32'h00000000	32'h00000	0004	32'h00000	00c	32'h00000	010	32'h00000	014	32'h00000	018	32'h00	
<pre>/processor/clk</pre>	1'h0													
⊥ - ♦ /processor/instruc	32'h00000000	32'h00201022	32'h00603	017	32'h00201	020	32'h00803	017	32'h00231	020	32'h0040:	020	32'h00	
<u>→</u> /processor/registerfile[0]	32'h0000000c	32'h0000000c												
- → /processor/registerfile[1]	32'h00000007	32'h00000007												
∓- <pre> /processor/registerfile[2]</pre>	32'h0000001f	32'h 32'hfffff	ffb			32'h00000	013					32'h00000	01f	
+	32'h0000000c	32'h0000000c												
+	32'h00000018	32'h00000018												
+	32'h00000008			32'h00000	008									
/processor/flag_registers[2]	1'h0		_											

balrn -> branch to 0xc (N = 1)

or -> X

add -> \$2 = 0x13

balrn -> not branch (N = 0)

add -> \$2 = 0x13

add -> \$2 = 0x1f