
# 1. Decide states and draw the state diagram for your FSM controller.


### **State Diagram for Synchronizer:**

FSM inputs: bi; FSM outputs: bo



(chapter 3/page47)

# **State Diagram for The Game:**



# 2. <u>Draw truth table.</u>

				I		_	l	I	I
1	52	51	50	р	V		n2	n1	n0
2	0	0	0	0	0	0	0	0	0
3	0	0	0	0	0	1	0	1	1
4	0	0	0	0	1	0	0	0	0
5	0	0	0	0	1	1	0	1	1
6	0	0	0	1	0	0	0	0	1
7	0	0	0	1	0	1	0	1	1
8	0	0	0	1	1	0	0	0	0
9	0	0	0	1	1	1	0	1	1
10	0	0	1	0	0	0	0	0	1
11	0	0	1	0	0	1	0	1	1
12	0	0	1	0	1	0	0	0	0
13	0	0	1	0	1	1	0	1	1
14	0	0	1	1	0	0	0	1	0
15	0	0	1	1	0	1	0	1	1
16	0	0	1	1	1	0	0	0	1
17	0	0	1	1	1	1	0	1	1
18	0	1	0	0	0	0	0	1	0
19	0	1	0	0	0	1	0	1	1
20	0	1	0	0	1	0	0	0	1
21	0	1	0	0	1	1	0	1	1
22	0	1	0	1	0	0	0	1	1
23	0	1	0	1	0	1	0	1	1
24	0	1	0	1	1	0	0	1	0
25	0	1	0	1	1	1	0	1	1
26	0	1	1	0	0	0	0	1	1
27	0	1	1	0	0	1	0	1	1
28	0	1	1	0	1	0	0	1	0
29	0	1	1	0	1	1	0	1	1
30	0	1	1	1	0	0	1	0	0
31	0	1	1	1	0	1	0	1	1
32	0	1	1	1	1	0	0	1	1
33	0	1	1	1	1	1	0	1	1
34	1	0	0	0	0	0	1	0	0
	1	0	0	0	0	1	0	1	1
35									
36	1	0	0	0	1	0	0	1	1
37	1	0	0	0	1	1	0	1	1
38	1	0	0	1	0	0	1	0	1
39	1	0	0	1	0	1	0	1	1
40		0	0	1	1	0	1	0	0
41	1	0	0	1	1	1	0	1	1
42	1	0	1	0	0	0	1	0	1
43	1	0	1	0	0	1	0	1	1
44	1	0	1	0	1	0	1	0	0
45	1	0	1	0	1	1	0	1	1
46	1	0	1	1	0	0	1	1	0
47	1	0	1	1	0	1	0	1	1
48	1	0	1	1	1	0	1	0	1
49	1	0	1	1	1	1	0	1	1
50	1	1	0	0	0	0	1	1	0
51	1	1	0	0	0	1	0	1	1
52	1	1	0	0	1	0	1	0	1
53	1	1	0	0	1	1	0	1	1
54	1	1	0	1	0	0	1	1	0
	1	1	0	1	0	1	0	1	1
55									
56	1	1	0	1	1	0	1	1	0
57	1	1	0	1	1	1	0	1	1
58	1	1	1	x	x	x	-	-	-

### 3. <u>Derive Boolean expressions from the truth table.</u>


```
n2= (s1 s0 p ~v ~r) + (s2 ~v ~r) + (s2 p ~r) + (s2 s0 ~r) + (s2 s1 ~r)

n1= (r)+ (~s1 s0 p ~v) + (s1 ~s0 ~v) + (s1 p v) + (s1 s0 ~p)+ (s2 ~s1 ~s0 ~p v)

n0= (r) + (~s2 ~s0 p ~v) + (~s1 ~s0 p ~v) + (s0 ~p ~v) + (s0 p v) + (s1 ~s0 ~p v) + (s2 ~s0 ~p v)
```

Note: Because of the complexity of truth table, boolean expressions are derived from different online calculators.

### 4. Draw the circuit on Logisim.



5.)

• No glitch/error was observed in the designed circuit.