

Laboratory 4 Structural & Sequential Systems

Computer Architecture

A.Y. 2023/24


Laboratory goals

- Understand hierarchical and structural approaches to VHDL
- Implement several logic functions in VHDL
- Create a VHDL program to describe flip-flops

Hierarchy & structural analogy

VHDL's structural design is analogous to interconnecting logic devices with wires.

- Top-level entity: can be seen as the whole circuit board.
- VHDL component: represents a reusable logic function
- Signal: wired connection between components.



Hierarchical design pattern

Starting from top-level entity, components can have lower-level components inside them.

- When a component is included in a higher-level component, an instance of it is created.
- Allows for design reutilization and nesting.
- Facilitates group work by having each person work on a different subsystem.

Structural synthesis

In the ARCHITECTURE part of an entity, we can create instances of other components.

Syntax:

Structural synthesis

A VHDL file can use another VHDL file as a component.

- Component declarations resemble entity declarations.
- Each instance of a component requires an instantiation statement.


Structural synthesis - Example

Suppose we have the following AND and OR gates defined as VHDL entities:

Note: these are for simplicity's sake; you don't need to create entities for primitive logic functions in VHDL!

Structural synthesis – Example 1

We want to reuse these components to create the following circuit:



Structural synthesis – Example 1

```
USE work.all;
    entity main system is
        port (in1, in2, in3, in4: IN BIT;
               out3: OUT BIT);
    end main_system;
    architecture internal of main system is
        component and2local is
             port (i1, i2: IN BIT;
11
                   o: OUT BIT);
12
        end component;
13
        component or2local is
             port (i1, i2: IN BIT;
                   o: OUT BIT);
17
        end component;
        signal out1, out2: BIT;
21
    begin
        G1: and2local
22
23
             port map(i1 => in1,
24
                      i2 \Rightarrow in2
                      o => out1);
        G2: and2local
             port map(i1 \Rightarrow in3,
                      i2 \Rightarrow in4
                      o => out2);
        G3: or2local
             port map(i1 => out1,
32
                      i2 => out2,
                      o => out3);
   end internal;
```

USE work.all; → Use the work library, which allows for component reutilization in VHDL projects.

Component declarations


Component instantiations

Structural synthesis – Example 2

```
ENTITY FUNCTION1 IS
        PORT( X: IN BIT_VECTOR (2 downto 0);
                                                                                                             ENTITY AND2LOCAL IS
                 z: OUT BIT);
                                                                                                                PORT(I1, I2: IN BIT;
    END FUNCTION1;
                                                                                                                         0: OUT BIT);
                                                                                                             END AND2LOCAL:
                                                                                                             ARCHITECTURE gate OF AND2LOCAL IS
    ARCHITECTURE AND OR of FUNCTION1 IS
                                                                                                             BEGIN
                                                                                                                0 <= I1 and I2;
        COMPONENT AND 2LOCAL
                                                                                                            END gate;
            PORT (I1, I2: IN BIT:
                     0: OUT BIT);
12
        END COMPONENT;
13
                                                            Component declarations
                                                                                                       (they refer to these separate files!)
14
        COMPONENT OR3LOCAL
            PORT (I1, I2, I3: IN BIT;
                     0: OUT BIT):
                                                                                                              ENTITY OR3LOCAL IS
17
        END COMPONENT;
                                                                                                                  PORT(I1, I2, I3: IN BIT;
18
                                                                                                                         0: OUT BIT);
        SIGNAL A1, A2, A3: BIT;
                                                                                                              END OR3LOCAL;
                                                                                                              ARCHITECTURE gate OF OR3LOCAL IS
        BEGIN
                                                                                                              BEGIN
                                                                                                                  0 <= I1 or I2 or I3;</pre>
23
        l1:
                 AND2LOCAL
                                                                                                              END gate;
24
                 port map(X(0), X(1), A1);
                                                                                                              AND2LOCAL:l1
        12:
                 AND2LOCAL
                 port map(X(0), X(2), A2);
                                                                                                    X[2..0]
                                                            Component instantiations
                                                                                                                            OR3LOCAL:14
        13:
                 AND2LOCAL
                                                                                                              AND2LOCAL:l2
30
                 port map(X(1), X(2), A3);
         14:
                 OR3LOCAL
                 port map(A1, A2, A3, Z);
                                                                                                              AND2LOCAL:13
    END AND OR:
Computer Architecture - A.Y. 2023/24
                                                                 Laboratory 4
                                                                                                                                           10
```

Exercise 1


- Create a new project and add the VHDL files from lab4_struc_examples.zip
- Based on Example 2, implement the component "function2" following this schematic;
- Next, use components function1 and function2 component to compile the VHDL file "the_bigger.vhd"



Exercise 1


the_bigger.vhd:

```
ENTITY the_bigger IS
        PORT( A: IN BIT_VECTOR (2 downto 0);
              C: OUT BIT_VECTOR (2 downto 0));
    end the_bigger;
    ARCHITECTURE structural of the bigger IS
        COMPONENT function1 --local
                    X: IN BIT VECTOR (2 downto 0);
            PORT(
10
                    Z: OUT BIT);
11
        END COMPONENT;
12
13
        COMPONENT function2 -- local
14
                    X: IN BIT_VECTOR (2 downto 0);
            PORT(
15
                    Z: OUT BIT);
        END COMPONENT;
17
18
   BEGIN
19
20
        COM1:
                function1
21
                port map(A, C(1));
22
23
        COM2: FUNCTION2
24
                port map (A, C(0));
   END structural;
```



Part 2 Sequential systems in VHDL

• LATCH $(\overline{SET} - \overline{RESET})$



Truth table for an active-LOW input $\overline{S}-\overline{R}$ latch.

Inputs		Outputs		
\overline{S}	\overline{R}	Q	$\overline{oldsymbol{arrho}}$	Comments
1	1	NC	NC	No change. Latch remains in present state.
0	1	1	0	Latch SET.
1	0	0	1	Latch RESET.
0	0	1	1	Invalid condition

VHDL Processes

A process consists of a set of instructions analyzed sequentially. It behaves as a single instruction, and it is used to perform algorithmic or behavioral descriptions.

It has a declaration section for variables, types, constants and subprograms. The sequential instructions include *if*, *case*, *loop*, *next*, *assert*, *wait* statements.

Sensitivity lists: trigger the process.

Syntax:

```
process_label:
PROCESS(sensitivity list)
    variable declaration;
BEGIN
    sequential instuctions;
END PROCESS process_label;
```

VHDL Processes

Sensitivity lists:

They are made up of defined signals that trigger process execution upon change.


Process will trigger when a or b change.

```
LIBRARY ieee;
    USE ieee.std_logic_1164.ALL;
 5 ▼ ENTITY compare8 IS
         PORT (
                 a,b : IN STD_LOGIC_VECTOR (7 downto 0);
                  agtb, aegb, altb: OUT STD_LOGIC);
    END compare8;
10 ▼ ARCHITECTURE a OF compare8 IS
         SIGNAL compare: STD_LOGIC_VECTOR (2 downto 0);
12 ▼ BEGIN
        PROCESS (a,b)
             BEGIN
14 ▼
15 ▼
                 IF a<b THEN
                      compare <= "110";
17 ▼
                 ELSIF a=b THEN
18
                      compare <= "101";
                 ELSIF a>b THEN
19 ▼
20
                      compare <= "011";
21 ▼
                 ELSE
22
                      compare <= "111";</pre>
23
                  END IF:
24
                  agtb <= compare(2);</pre>
25
                  aeqb <= compare(1);</pre>
26
                  altb <= compare(0);</pre>
             END PROCESS:
    END a:
```

• LATCH-D

```
LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
   ENTITY latchff IS
5
       PORT (
               d, clk : IN STD_LOGIC;
               q: OUT STD_LOGIC);
   END latchff;
   ARCHITECTURE behavior OF latchff IS
   BEGIN
       PROCESS (d,clk)
           BEGIN
               IF clk = '1' THEN
                    q \ll d;
                END IF;
           END PROCESS;
   END behavior;
```

• D-Flipflop (rising edge).



D-Flipflop with reset (rising edge).

Synchronous

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY d_ffs IS
    PORT (
            D, Reset, Clock: IN STD_LOGIC;
            Q: OUT STD_LOGIC);
END d ffs;
ARCHITECTURE behavior OF d ffs IS
BEGIN
    PROCESS.
    BEGIN
        WAIT UNTIL Clock'EVENT and Clock='1';
            IF Reset = '0' THEN
                 Q <= '0';
            ELSE
                 0 \leftarrow D;
            END IF:
    END PROCESS;
END behavior:
```

Asynchronous

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY d_ffa IS
    PORT(
            D, Reset, Clock: IN STD LOGIC;
            Q: OUT STD LOGIC);
END d_ffa;
ARCHITECTURE behavior OF d_ffa IS
BEGIN
    PROCESS(Reset, Clock)
    BEGIN
        IF Reset='0' THEN
            Q <= '0';
        ELSIF Clock'EVENT and Clock='1' THEN
             0 \leftarrow D;
        END IF:
    END PROCESS;
END behavior;
```


VHDL CASE statement

The CASE statement is used to execute one of several instruction, based on a signal's value.

```
CASE __expression IS
WHEN __constant_value =>
__statement;
__statement;
WHEN __constant_value =>
__statement;
__statement;
__statement;
WHEN OTHERS =>
__statement;
__statement;
__statement;
__statement;
END CASE;
```

```
CASE s IS
WHEN "00" =>
y \le "0001";
x <= "1110";
WHEN "01" =>
y => "0010";
x => "1101";
WHEN "10" =>
y <= "0100";
x <= "1011":
WHEN "11" =>
y <= "1000";
x <= "0111";
WHEN others =>
y \le "0000";
x <= "1111";
END CASE;
```

• J-K Flipflop (rising edge)




```
LIBRARY ieee:
USE ieee.std_logic_1164.ALL;
ENTITY jk_ff IS
    PORT (
            j,k,clk : IN STD_LOGIC;
            q: BUFFER STD_LOGIC);
END jk_ff;
ARCHITECTURE behavior OF jk_ff IS
BEGIN
    PROCESS
        variable jk:std_logic_vector (1 downto 0);
        BEGIN
            WAIT UNTIL clk='1';
            jk := j&k;
            CASE (jk) IS
                WHEN "01" =>
                    q <= '0';
                WHEN "10" =>
                    q <= '1';
                WHEN "11" =>
                    q <= not q;
                WHEN others =>
                    NULL;
            END CASE:
        END PROCESS;
END behavior;
```

Exercise 2

- Create a new project and add the VHDL files from lab4_seq_examples.zip
- Create a **4-bit Up-Counter**. Use flip-flops as components, and only use PROCESS constructs.
- You are free to use any flip-flop from the example files.

Exercise 2 – Sample using D-flipflops



Source: https://home.engineering.iastate.edu/alexs/classes/2018_Fall_281/slides_PDF/31_Solved_Problems.pdf

References

- Tokheim, R., Digital Electronics: Principles And Applications.
- Floyd, Thomas L., Digital Fundamentals.
- Mano, Morris. Digital Design.
- Intel QUARTUS Help Manuals
- Tocci, Ronald. Digital Systems Principles and Applications.