## Overview of SNOW 3G [4]

We will get a brief overview of SNOW 3G - A New Stream Cipher that forms the heart of the 3GPP confidentiality algorithm UEA2 and the 3GPP integrity algorithm UIA2.

#### Introduction –

The two basic issues in mobile communications security are Data Confidentiality and Data Integrity. The term of Data Confidentiality is referred to keeping information secret from all but those who are authorized to see it while the term of Data Integrity is referred to ensuring information has not been altered by unauthorized or unknown means.

The current radio interface protection algorithms for Universal Mobile Telecommunication System (UMTS), UEA1 for confidentiality, and UIA1 for integrity of signaling messages - were designed by SAGE/ETSI Security Algorithms Group of Experts. No weakness has been discovered in these algorithms, and there is no indication that a weakness is likely to be found. However, if one ever were found, it would be much better to have a replacement. So the 3rd Generation Partnership Project (3GPP), together with the GSM Association, called SAGE wishes to specify a second set of algorithms, UEA2 (confidentiality algorithm) and UIA2 (integrity algorithm). Each of these algorithms is based on the SNOW 3G algorithm.

SNOW 3G is a word-oriented stream cipher that generates a sequence of 32-bit words under the control of a 128-bit Key and a 128-bit Initialisation Variable (IV).

## Design -

SNOW 3G is a word-oriented stream cipher that generates a sequence of 32-bit words under the control of a 128-bit key and a 128-bit initialization variable. First a key initialization is performed and the cipher is clocked without producing output. Then the cipher operates in key-generation mode and it produces a 32-bit ciphertext / plaintext word output in every clock cycle.

## Linear Feedback Shift Register (LFSR) –

The Linear Feedback Shift Register (LFSR) consists of sixteen registers s0, s1, s2, ..., s15 each holding 32 bits.

## Finite State Machine (FSM) –

The Finite State Machine (FSM) has three 32-bit registers R1, R2 and R3. It also contains the 32x32-bit S-boxes S1 and S2 which are used to update the registers R2 and R3. And R1 is updated using XOR and Modulo Addition.

### The 32x32-bit S-Box –

The S-Box S1 maps a 32-bit input to a 32-bit output. Let  $w = w_0||w_1||w_2||w_3$  the 32-bit input with  $w_0$  the most and  $w_3$  the least significant byte. Let  $S1(w) = r_0||r_1||r_2||r_3$  with  $r_0$  the most and  $r_3$  the least significant byte. The  $r_0, r_1, r_2, r_3$  are defined using the function MULx and input words  $w_0, w_1, w_2, w_3$ .




Figure 6: Hardware Architecture of SNOW 3G

## Functions Used -

• MULx :- MULx maps 16 bits to 8 bits. Let V and c be 8-bit input values. Then MULx is defined :-

$$\begin{aligned} & \text{if}(V \ \& \ 8\text{'h}80) \\ & & \text{MULx} = (V \ \ \& \ 1) \ \hat{c}; \\ & & \text{else} \\ & & \text{MULx} = V \ \ \& \ 1; \end{aligned}$$

• MULxPOW:- MULxPOW maps 16 bits and an positive integer i to 8 bit. Let V and c be 8-bit input values, then MULxPOW(V, i, c) is recursively defined:-

$$\begin{split} & \text{if}(i == 8\text{'d0}) \\ & \text{MULxPOW} = V; \\ & \text{else} \\ & \text{MULxPOW} = \text{MULx}(\text{MULxPOW}(\text{V,c,(i-1)}),c); \end{split}$$

•  $MUL_{\alpha}$ : — This function maps 8 bits to 32 bits. Let c be the 8-bit input, then

$$MUL_{\alpha}(c) = (MULxPOW(c, 23, 0xA9)||MULxPOW(c, 245, 0xA9)||$$
  
 $MULxPOW(c, 48, 0xA9)||MULxPOW(c, 239, 0xA9)).$ 

•  $DIV_{\alpha}$ : — This function maps 8 bits to 32 bits. Let c be the 8-bit input, then

$$DIV_{\alpha}(c) = (MULxPOW(c, 16, 0xA9)||MULxPOW(c, 39, 0xA9)||$$
  
 $MULxPOW(c, 6, 0xA9)||MULxPOW(c, 64, 0xA9)).$ 

### Operation –

• **Key Initialization :-** During key initialization process the LFSR and the internal FSM registers fetch their initial values. It is initialized with a 128-bit key consisting of four 32-bit words  $k_0, k_1, k_2, k_3$  and an 128-bit initialisation variable consisting of four 32-bit words  $IV_0, IV_1, IV_2, IV_3$  as follows. Let 1 be the all-ones word (0xfffffff). Additionally, the R1, R2

$s_{15} = \mathbf{k_3} \oplus \mathbf{IV_0}$	$s_{14} = \mathbf{k_2}$	$s_{13} = \mathbf{k_1}$	$s_{12}=\mathbf{k_0}\oplus \mathbf{IV_1}$
$s_{11}=\mathbf{k_3}\oplus1$	$\mathit{s}_{10} \text{=-} \mathbf{k}_2 \oplus 1 \oplus \mathbf{IV}_2$	$s_9 = \mathbf{k}_1 \oplus 1 \oplus \mathbf{IV}_3$	$s_8 = \mathbf{k_0} \oplus 1$
$s_7 = \mathbf{k_3}$	$s_6 = k_2$	$s_5 = \mathbf{k}_1$	$s_4 = \mathbf{k}_0$
$s_3 = \mathbf{k}_3 \oplus 1$	$s_2 = k_2 \oplus 1$	$s_1 = \mathbf{k_1} \oplus 1$	$s_0 = \mathbf{k_0} \oplus 1$

and R3 FSM registers are set to zero. The clocking process takes 32 clock cycles in order the initialization process to be completed.

• Keystream Generation :- After the key-generation process the system is up to process the data in order to encrypt or decrypt. First, the cipher is clocked once and the output is discarded. Finally, the produced output sequence, called running key, is added bitwise to the plaintext sequence. The result is the ciphertext sequence. In decryption, the same operation is done. In every clock cycle the 32-bit ciphertext word  $z_t = F \oplus s_0$  produced.

### Conclusion -

The author proposed a new stream cipher called SNOW 3G. It forms the heart of the 3GPP confidentiality algorithm UEA2 and the 3GPP integrity algorithm UIA2, offering reliable security services in Universal Mobile Telecommunication System (UMTS). It is found to be much faster & secure than SNOW 2.0. It is also proven that the SNOW 3G is a very good solution not only for 3G mobile devices however also for applications with high speed demands. The hardware implementation of the SNOW 3G is also attached from next page.

# Hardware Implementation of SNOW 3G

## SNOW-3G (Top Module)

#### Linear Feedback Shift Register (LFSR)

```
timescale 1ns / 1ps
 2
 3
     module LESR(
         input [127:0] s_key,
input [127:0] IV,
 4
 5
 6
          input clk,
 7
          output wire [31:0] keystream
 8
 9
10
          reg [31:0] s0;
11
         reg [31:0] s1;
12
          reg [31:0] s2;
13
          reg [31:0] s3;
14
          reg [31:0] s4;
          reg [31:0] s5;
15
16
          reg [31:0] s6;
17
          reg [31:0] s7;
18
          reg [31:0] s8;
19
          reg [31:0] s9;
20
          reg [31:0] s10;
21
          reg [31:0] s11;
22
          reg [31:0] s12;
          reg [31:0] s13;
23
24
          reg [31:0] s14;
25
          reg [31:0] s15;
27
          wire [31:0] FSM_out;
          wire [31:0] alpha_out;
29
          wire [31:0] alpha_inv_out;
          always @ (posedge clk)
32
          begin
               s0 = (s_{key}[127:96] ^ IV[31:0]);
33
34
               s1 = s_{key}[95:64];
              s2 = s_key[63:32];
s3 = (s_key[31:0] ^ IV[63:32]);
35
36
              37
38
39
40
              s8 = s_key[127:96];
s9 = s_key[95:64];
41
42
               s10 = s_key[63:32];
43
               s11 = s_{key}[31:0];
44
              si1 = s_key[31:0];
s12 = (s_key[127:96] ^ 32'h111111111);
s13 = (s_key[95:64] ^ 32'h111111111);
s14 = (s_key[63:32] ^ 32'h11111111);
s15 = (s_key[31:0] ^ 32'h11111111);
45
46
47
48
49
               so <= (alpha_inv_out ^ (s13 ^ (alpha_out ^ FSM_out)));
```

```
s1 <= s0;
52
              s2 <= s1;
53
              s3 <= s2;
54
              s4 <= s3;
55
              s5 <= s4;
56
              s6 <= s5;
              s7 <= s6;
57
              s8 <= s7;
58
              s9 <= s8;
59
60
              s10 <= s9;
              s11 <= s10;
61
62
              s12 <= s11;
63
              s13 <= s12;
64
              s14 <= s13;
65
              s15 <= s14:
          end
66
67
          assign keystream = (s15 ^ FSM_out);
68
69
          FSM f1(.in1(s0), .in2(s10), .clk(clk), .FSM_out(FSM_out));
alpha_inv a1(.alpha_inv_in(s4), .alpha_inv_out(alpha_inv_out));
70
71
          alpha a2(.alpha_in(s15), .alpha_out(alpha_out));
72
73
74
     endmodule
```

#### Alpha

```
timescale 1ns / 1ps
2
3
    module alpha(
         input [31:0] alpha_in,
 4
 5
         output [31:0] alpha_out
 6
 7
         function [7 : 0] MULx(input [7 : 0] V, input [7 : 0] c);
 8
 9
         begin
10
              if(V & 8'h80)
11
                  MULx = (V \ll 1) ^ c;
12
13
                  MULx = V << 1;
14
15
         endfunction
16
17
         function [7:0] MULxPOW(input [7:0] V, input [7:0] c, input [7:0] i);
18
         begin
19
             if(i == 8'd0)
20
                  MULxPOW = V;
21
22
                  MULxPOW = MULx(MULxPOW(V,c,(i-1)),c);
23
24
         endfunction
25
26
         function [31 : 0] DIValpha(input [7 : 0] c);
27
         begin
28
              DIValpha[31:24] = (MULxPOW(8'd16,c,8'ha9) << 24);
             DIValpha[15:8] = (MULxPOW(8'd6,c,8'ha9) << 16);
DIValpha[15:8] = (MULxPOW(8'd6,c,8'ha9) << 8);
DIValpha[7:0] = MULxPOW(8'd64,c,8'ha9);
29
30
31
32
         end
33
         endfunction
34
         assign alpha_out = ((alpha_in >> 8) & 32'h00ffffff) ^ (DIValpha(alpha_in) & 8'hff);
35
36
37
    endmodule
```

#### Alpha Inverse

```
timescale 1ns / 1ps
 2
 3
     module alpha_inv(
 4
         input [31:0] alpha_inv_in,
 5
         output [31:0] alpha_inv_out
 6
 8
         function [7 : 0] MULx(input [7 : 0] V, input [7 : 0] c);
 9
         begin
10
              if(V & 8'h80)
                  MULx = (V << 1) ^ c;
11
12
                  MULx = V << 1;
13
14
         end
15
         endfunction
16
         function [7:0] MULxPOW(input [7:0] V, input [7:0] c, input [7:0] i);
17
18
         begin
              if(i == 8'd0)
19
                  MULxPOW = V;
20
21
              else
22
                   MULxPOW = MULx(MULxPOW(V,c,(i-1)),c);
23
         end
24
         endfunction
25
         function [31 : 0] MULalpha(input [7 : 0] c);
26
27
             MULalpha[31:24] = (MULxPOW(8'd23,c,8'ha9) << 24);
MULalpha[23:16] = (MULxPOW(8'd245,c,8'ha9) << 16);
MULalpha[15:8] = (MULxPOW(8'd48,c,8'ha9) << 8);
28
29
30
              MULalpha[7:0] = MULxPOW(8'd239,c,8'ha9);
31
32
         end
33
         endfunction
34
         assign alpha_inv_out = ((alpha_inv_in << 8) & 32'hffffff00) ^ (MULalpha(alpha_inv_in) & 8'hff);
35
36
37
     endmodule
```

### Finite-State Machine (FSM)

```
1
     timescale 1ns / 1ps
2
3
    module FSM (
 4
      input [31:0] in1,
      input [31:0] in2,
 6
      input clk,
      output [31:0] FSM_out
      reg [31:0] R1 = 32'd0;
10
      reg [31:0] R2 = 32'd0;
      reg [31:0] R3 = 32'd0;
11
12
      wire [31:0] x0;
      wire [31:0] x1;
13
      wire [31:0] x2;
14
      wire [31:0] x3;
15
16
17
      always @ (posedge clk)
18
      begin
        R1 <= x1;
19
        R2 \le x2;
20
21
        R3 <= x3;
22
      end
23
      assign FSM_out = (x0 ^ R2);
^{24}
25
      Modulo_Addition m1(.a(in1), .b(R1), .sum(x0));
26
```

```
27 | Modulo_Addition m2(.a(R3^in2), .b(R2), .sum(x1));

28 | S_Box s1(.in(R1), .out(x2));

29 | S_Box s2(.in(R2), .out(x3));

30 | endmodule
```

#### S-Box

```
`timescale 1ns / 1ps
3
    module S_Box(
        input [31:0] in,
 4
 5
        output [31:0] out
 6
7
      reg [8:0] t0=8'd0;
 8
      reg [8:0] t1=8'd0;
 9
      reg [8:0] t2=8'd0;
10
      reg [8:0] t3=8'd0;
11
12
      function [7 : 0] sbox(input [7 : 0] z);
13
        begin
14
          case (z)
            8'h00: sbox = 8'h63;
15
            8'h01: sbox = 8'h7c;
16
            8'h02: sbox = 8'h77;
17
            8'h03: sbox = 8'h7b;
18
            8'h04: sbox = 8'hf2;
19
             8'h05: sbox = 8'h6b;
20
             8'h06: sbox = 8'h6f;
21
22
             8'h07: sbox = 8'hc5;
             8'h08: sbox = 8'h30;
23
            8'h09: sbox = 8'h01;
8'h0a: sbox = 8'h67;
24
25
             8'h0b: sbox = 8'h2b;
^{26}
             8'h0c: sbox = 8'hfe;
27
             8'h0d: sbox = 8'hd7;
28
             8'h0e: sbox = 8'hab;
29
30
             8'h0f: sbox = 8'h76;
             8'h10: sbox = 8'hca;
31
32
             8'h11: sbox = 8'h82;
             8'h12: sbox = 8'hc9;
33
34
             8'h13: sbox = 8'h7d;
             8'h14: sbox = 8'hfa;
35
36
             8'h15: sbox = 8'h59;
             8'h16: sbox = 8'h47;
37
38
             8'h17: sbox = 8'hf0;
39
             8'h18: sbox = 8'had;
40
             8'h19: sbox = 8'hd4;
41
             8'h1a: sbox = 8'ha2;
42
             8'h1b: sbox = 8'haf;
43
             8'h1c: sbox = 8'h9c;
44
             8'h1d: sbox = 8'ha4;
45
             8'h1e: sbox = 8'h72;
46
             8'h1f: sbox = 8'hc0;
             8'h20: sbox = 8'hb7;
47
             8'h21: sbox = 8'hfd;
48
             8'h22: sbox = 8'h93;
49
             8'h23: sbox = 8'h26;
50
             8'h24: sbox = 8'h36;
51
             8'h25: sbox = 8'h3f;
52
53
             8'h26: sbox = 8'hf7;
             8'h27: sbox = 8'hcc;
54
             8'h28: sbox = 8'h34;
55
             8'h29: sbox = 8'ha5;
56
             8'h2a: sbox = 8'he5;
57
             8'h2b: sbox = 8'hf1;
58
             8'h2c: sbox = 8'h71;
59
             8'h2d: sbox = 8'hd8;
60
             8'h2e: sbox = 8'h31;
61
```

```
8'h2f: sbox = 8'h15;
 63
               8'h30: sbox = 8'h04;
               8'h31: sbox = 8'hc7;
 64
 65
               8'h32: sbox = 8'h23;
               8'h33: sbox = 8'hc3;
 66
 67
               8'h34: sbox = 8'h18;
               8'h35: sbox = 8'h96;
 68
 69
               8'h36: sbox = 8'h05;
 70
               8'h37: sbox = 8'h9a;
 71
               8'h38: sbox = 8'h07;
 72
               8'h39: sbox = 8'h12;
 73
               8'h3a: sbox = 8'h80;
 74
               8'h3b: sbox = 8'he2;
 75
               8'h3c: sbox = 8'heb;
 76
               8'h3d: sbox = 8'h27;
               8'h3e: sbox = 8'hb2;
 77
 78
               8'h3f: sbox = 8'h75;
               8'h40: sbox = 8'h09;
8'h41: sbox = 8'h83;
 79
 80
               8'h42: sbox = 8'h2c;
 81
               8'h43: sbox = 8'h1a;
 82
               8'h44: sbox = 8'h1b;
 83
               8'h45: sbox = 8'h6e;
 84
               8'h46: sbox = 8'h5a;
8'h47: sbox = 8'ha0;
 85
 86
               8'h48: sbox = 8'h52;
8'h49: sbox = 8'h3b;
 87
 88
 89
               8'h4a: sbox = 8'hd6;
               8'h4b: sbox = 8'hb3;
8'h4c: sbox = 8'h29;
 90
 91
               8'h4d: sbox = 8'he3;
 92
               8'h4e: sbox = 8'h2f;
 93
 94
               8'h4f: sbox = 8'h84;
               8'h50: sbox = 8'h53;
 95
               8'h51: sbox = 8'hd1;
8'h52: sbox = 8'h00;
 96
 97
 98
               8'h53: sbox = 8'hed;
               8'h54: sbox = 8'h20;
 99
               8'h55: sbox = 8'hfc;
100
               8'h56: sbox = 8'hb1;
101
102
               8'h57: sbox = 8'h5b;
               8'h58: sbox = 8'h6a;
103
104
               8'h59: sbox = 8'hcb;
105
               8'h5a: sbox = 8'hbe;
106
               8'h5b: sbox = 8'h39;
               8'h5c: sbox = 8'h4a;
107
108
               8'h5d: sbox = 8'h4c;
               8'h5e: sbox = 8'h58;
109
               8'h5f: sbox = 8'hcf;
110
               8'h60: sbox = 8'hd0;
111
112
               8'h61: sbox = 8'hef;
113
               8'h62: sbox = 8'haa;
               8'h63: sbox = 8'hfb;
114
               8'h64: sbox = 8'h43;
115
               8'h65: sbox = 8'h4d;
116
               8'h66: sbox = 8'h33;
117
               8'h67: sbox = 8'h85;
118
               8'h68: sbox = 8'h45;
119
120
               8'h69: sbox = 8'hf9;
               8'h6a: sbox = 8'h02;
121
               8'h6b: sbox = 8'h7f;
122
               8'h6c: sbox = 8'h50;
123
               8'h6d: sbox = 8'h3c;
8'h6e: sbox = 8'h9f;
124
125
               8'h6f: sbox = 8'ha8;
126
               8'h70: sbox = 8'h51;
8'h71: sbox = 8'ha3;
127
128
               8'h72: sbox = 8'h40;
8'h73: sbox = 8'h8f;
129
130
```

```
131
               8'h74: sbox = 8'h92;
132
               8'h75: sbox = 8'h9d;
               8'h76: sbox = 8'h38;
133
134
               8'h77: sbox = 8'hf5;
135
               8'h78: sbox = 8'hbc;
               8'h79: sbox = 8'hb6;
136
               8'h7a: sbox = 8'hda;
137
               8'h7b: sbox = 8'h21;
138
               8'h7c: sbox = 8'h10;
139
140
               8'h7d: sbox = 8'hff;
               8'h7e: sbox = 8'hf3;
141
142
               8'h7f: sbox = 8'hd2;
143
               8'h80: sbox = 8'hcd;
               8'h81: sbox = 8'h0c;
144
               8'h82: sbox = 8'h13;
145
               8'h83: sbox = 8'hec;
146
               8'h84: sbox = 8'h5f;
147
               8'h85: sbox = 8'h97;
8'h86: sbox = 8'h44;
8'h87: sbox = 8'h17;
148
149
150
               8'h88: sbox = 8'hc4;
151
               8'h89: sbox = 8'ha7;
152
               8'h8a: sbox = 8'h7e;
153
               8'h8b: sbox = 8'h3d;
8'h8c: sbox = 8'h64;
154
155
               8'h8d: sbox = 8'h5d;
8'h8e: sbox = 8'h19;
156
157
               8'h8f: sbox = 8'h73;
158
               8'h90: sbox = 8'h60;
8'h91: sbox = 8'h81;
159
160
               8'h92: sbox = 8'h4f;
161
               8'h93: sbox = 8'hdc;
162
163
               8'h94: sbox = 8'h22;
               8'h95: sbox = 8'h2a;
164
               8'h96: sbox = 8'h90;
8'h97: sbox = 8'h88;
165
166
167
               8'h98: sbox = 8'h46;
               8'h99: sbox = 8'hee;
168
               8'h9a: sbox = 8'hb8;
8'h9b: sbox = 8'h14;
169
170
171
               8'h9c: sbox = 8'hde;
               8'h9d: sbox = 8'h5e;
172
173
               8'h9e: sbox = 8'h0b;
174
               8'h9f: sbox = 8'hdb;
175
               8'ha0: sbox = 8'he0;
176
               8'ha1: sbox = 8'h32;
177
               8'ha2: sbox = 8'h3a;
178
               8'ha3: sbox = 8'h0a;
               8'ha4: sbox = 8'h49;
179
               8'ha5: sbox = 8'h06;
180
181
               8'ha6: sbox = 8'h24;
182
               8'ha7: sbox = 8'h5c;
               8'ha8: sbox = 8'hc2;
183
               8'ha9: sbox = 8'hd3;
184
               8'haa: sbox = 8'hac;
185
               8'hab: sbox = 8'h62;
186
               8'hac: sbox = 8'h91;
187
               8'had: sbox = 8'h95;
188
189
               8'hae: sbox = 8'he4;
               8'haf: sbox = 8'h79;
190
               8'hb0: sbox = 8'he7;
191
               8'hb1: sbox = 8'hc8;
192
               8'hb2: sbox = 8'h37;
8'hb3: sbox = 8'h6d;
193
194
               8'hb4: sbox = 8'h8d;
195
               8'hb5: sbox = 8'hd5;
196
               8'hb6: sbox = 8'h4e;
197
               8'hb7: sbox = 8'ha9;
8'hb8: sbox = 8'h6c;
198
199
```

```
8'hb9: sbox = 8'h56;
201
               8'hba: sbox = 8'hf4;
               8'hbb: sbox = 8'hea;
202
203
               8'hbc: sbox = 8'h65;
               8'hbd: sbox = 8'h7a;
204
205
               8'hbe: sbox = 8'hae;
               8'hbf: sbox = 8'h08;
206
207
               8'hc0: sbox = 8'hba;
               8'hc1: sbox = 8'h78;
208
209
               8'hc2: sbox = 8'h25;
               8'hc3: sbox = 8'h2e;
210
211
               8 \cdot hc4: sbox = 8 \cdot h1c;
212
               8 \cdot hc5: sbox = 8 \cdot ha6;
               8'hc6: sbox = 8'hb4;
213
               8'hc7: sbox = 8'hc6;
214
               8'hc8: sbox = 8'he8;
215
               8'hc9: sbox = 8'hdd;
216
               8'hca: sbox = 8'h74;
8'hcb: sbox = 8'h1f;
217
218
219
               8 \text{'hcc: sbox} = 8 \text{'h4b};
220
               8 \cdot hcd: sbox = 8 \cdot hbd;
               8'hce: sbox = 8'h8b;
221
               8'hcf: sbox = 8'h8a;
222
               8'hd0: sbox = 8'h70;
8'hd1: sbox = 8'h3e;
223
224
               8'hd2: sbox = 8'hb5;
8'hd3: sbox = 8'h66;
225
226
               8'hd4: sbox = 8'h48;
227
               8'hd5: sbox = 8'h03;
8'hd6: sbox = 8'hf6;
228
229
               8'hd7: sbox = 8'h0e;
230
               8'hd8: sbox = 8'h61;
231
232
               8'hd9: sbox = 8'h35;
               8'hda: sbox = 8'h57;
233
               8'hdb: sbox = 8'hb9;
8'hdc: sbox = 8'h86;
234
235
236
               8'hdd: sbox = 8'hc1;
               8'hde: sbox = 8'h1d;
237
               8'hdf: sbox = 8'h9e;
238
               8'he0: sbox = 8'he1;
239
240
               8'he1: sbox = 8'hf8;
               8'he2: sbox = 8'h98;
241
242
               8'he3: sbox = 8'h11;
^{243}
               8'he4: sbox = 8'h69;
244
               8'he5: sbox = 8'hd9;
245
               8'he6: sbox = 8'h8e;
246
               8'he7: sbox = 8'h94;
               8'he8: sbox = 8'h9b;
247
               8'he9: sbox = 8'h1e;
248
               8'hea: sbox = 8'h87;
249
250
               8'heb: sbox = 8'he9;
251
               8'hec: sbox = 8'hce;
               8'hed: sbox = 8'h55;
252
               8'hee: sbox = 8'h28;
253
               8'hef: sbox = 8'hdf;
254
               8'hf0: sbox = 8'h8c:
255
               8'hf1: sbox = 8'ha1;
256
               8'hf2: sbox = 8'h89;
257
258
               8'hf3: sbox = 8'h0d;
               8'hf4: sbox = 8'hbf;
259
               8'hf5: sbox = 8'he6;
260
               8'hf6: sbox = 8'h42;
261
               8'hf7: sbox = 8'h68;
8'hf8: sbox = 8'h41;
262
263
               8'hf9: sbox = 8'h99;
264
265
               8'hfa: sbox = 8'h2d;
               8'hfb: sbox = 8'h0f;
266
               8'hfc: sbox = 8'hb0;
8'hfd: sbox = 8'h54;
267
268
```

```
269
                 8'hfe: sbox = 8'hbb;
                 8'hff: sbox = 8'h16;
270
271
              endcase
272
            end
273
         endfunction
274
275
         always @ (*)
276
         begin
277
           t0 <= in[7:0];
           t1 <= in[15:8];
t2 <= in[23:16];
278
279
           t3 <= in[31:24];
280
281
         end
282
        assign out[7:0] = sbox(t0);
assign out[15:8] = sbox(t1);
assign out[23:16] = sbox(t2);
283
284
285
         assign out[31:24] = sbox(t3);
286
287
      endmodule
```


#### Modulo Addition

```
`timescale 1ns / 1ps
 2
     module Modulo_Addition #(parameter two_32=40'd2147483648)(
   input [31:0] a,
   input [31:0] b,
 4
 5
          output reg [31:0] sum
 6
 7
     );
 8
          integer a1,b1,sum1;
 9
10
          always @ (*)
11
          begin
               a1 <= a;
12
               b1 <= b;
13
               sum1 <= a1 + b1;
14
               if (sum1 < two_32)</pre>
15
               sum <= sum1;
else if (sum1 == two_32)
sum <= 32'd0;
16
17
18
19
               else
20
                     sum <= sum1 % two_32;
21
          end
22
     endmodule
```

#### Testbench

```
timescale 1ns / 1ps
 3
     module testbench;
         reg [127:0] s_key;
reg [127:0] IV;
 4
 5
 6
          reg clk = 0;
 7
          wire [31:0] keystream;
 8
 9
          SNOW_3G tb(.s_key(s_key), .IV(IV), .clk(clk), .keystream(keystream));
10
          initial
11
12
          begin
              s_key = 128'h121afb43474b84c6b557e59d1e0c359b;
IV = 128'hb08d861d6ba87f00e04aaa5844c347c5;
13
14
               clk=0:
15
16
               forever #10 clk = \simclk;
17
          end
18
19
     endmodule
```

# Simulation of SNOW 3G Algorithm



## "SNOW 3G" - Test values Result of Simulation

## Test values of s\_key IV taken in testbench -

- $S_{key} = 128'h121afb43474b84c6b557e59d1e0c359b$
- $\bullet \ \ IV = 128'hb08d861d6ba87f00e04aaa5844c347c5$
- Clock = 50 MHz (20 ns time period)

### Result -

- From 0 ns to 30 ns, there is no output in on the keystream for security and initialization.
- From 30 ns, keystream starts giving output as: ...,7c0fe10e,...,157c9d2a,..., 14654a8c,..., 96e6bbd3,...., e17cce94,...and so on.