



**P234CS18 / P234CD18 /
P234CS20 / P234CD20 / P234CSS20
P234CS24 / P234CK24 /**

**P234 Family
ADC/LCD-Type Enhanced
Field Programmable Processor Array
(FPPA™)**

Preliminary Data Sheet

Version 0.13 – July 8, 2010

Copyright © 2010 by PADAUK Technology Co., Ltd., all rights reserved

10F-2, No. 1, Sec. 2, Dong-Da Road, Hsin-Chu 300, Taiwan, R.O.C.

TEL: 886-3-532-7598  www.padauk.com.tw

IMPORTANT NOTICE

PADAUK Technology reserves the right to make changes to its products or to terminate production of its products at any time without notice. Customers are strongly recommended to contact PADAUK Technology for the latest information and verify whether the information is correct and complete before placing orders.

PADAUK Technology products are not warranted to be suitable for use in life-support applications or other critical applications. PADAUK Technology assumes no liability for such applications. Critical applications include, but are not limited to, those which may involve potential risks of death, personal injury, fire or severe property damage.

PADAUK Technology assumes no responsibility for any issue caused by a customer's product design. Customers should design and verify their products within the ranges guaranteed by PADAUK Technology. In order to minimize the risks in customers' products, customers should design a product with adequate operating safeguards.

Table of Contents

1. Features.....	8
1-1. High Performance RISC CPU Array.....	8
1-2. System Functions.....	8
2. General Description and Block Diagram	9
3. P234 Family and Pin Description	10
4. Device Characteristics	14
4-1. AC/DC Device Characteristics	14
4-2. Absolute Maximum Ratings.....	15
4-3. Typical operating frequency vs. VDD	16
4-4. Typical ILRC frequency vs. VDD	16
4-5. Typical operating current vs. VDD @ system clock = ILRC/1	17
4-6. Typical operating current vs. VDD @ system clock = ILRC/4	17
4-7. Typical operating current vs. VDD @ system clock = IHRC/1	18
4-8. Typical operating current vs. VDD @ system clock = IHRC/2.....	18
4-9. Typical operating current vs. VDD @ system clock = IHRC/4.....	19
4-10. Typical operating current vs. VDD @ system clock = IHRC/6.....	19
4-11. Typical operating current vs. VDD @ system clock = IHRC/8.....	20
4-12. Typical operating current vs. VDD @ system clock = IHRC/16.....	20
4-13. Typical operating current vs. VDD @ system clock = IHRC/32.....	21
4-14. Typical operating current vs. VDD @ system clock = 16MHz XTAL (EOSC) /1.....	21
4-15. Typical operating current vs. VDD @ system clock = 16MHz XTAL (EOSC) /2.....	22
4-16. Typical operating current vs. VDD @ system clock = 16MHz XTAL (EOSC) /4.....	22
4-17. Typical operating current vs. VDD @ system clock = 16MHz XTAL (EOSC) /8.....	23
4-18. Typical operating current vs. VDD @ system clock = 4MHz XTAL (EOSC) /1.....	23
4-19. Typical operating current vs. VDD @ system clock = 4MHz XTAL (EOSC) /2.....	24
4-20. Typical operating current vs. VDD @ system clock = 4MHz XTAL (EOSC) /4.....	24
4-21. Typical operating current vs. VDD @ system clock = 4MHz XTAL (EOSC) /8.....	25
4-22. Typical operating current vs. VDD @ system clock = 32KHz XTAL (EOSC) /1	25
4-23. Typical operating current vs. VDD @ system clock = 32KHz XTAL (EOSC) /2	26
4-24. Typical operating current vs. VDD @ system clock = 32KHz XTAL (EOSC) /4	26
4-25. Typical measurement of IHRC frequency vs. VDD and temperature	27
4-26. Typical measurement of IO driving/sink current	27
4-27. Typical measurement of IO input threshold voltage	28

4-28. Typical measurement of IO pull high resistance.....	28
4-29. Typical measurement of (VDD/2) Bias output voltage and driving/sink current.....	29
4-30. Timing charts for boot up conditions	29
4-31. Typical measurement of Comparator Responsive Time (Use $V_{\text{internal R}}$)	30
4-32. Typical measurement of Comparator Responsive Time.....	31
5. Functional Description.....	32
5-1. Processing Units	32
5-1-1. Program Counter	33
5-1-2. Stack Pointer.....	33
5-2. Program Memory -- OTP	35
5-3. Program Structure	37
5-4. Boot Procedure – Fast Boot up and Normal Boot up	38
5-5. Data Memory -- SRAM	39
5-6. Arithmetic and Logic Unit	40
5-7. Oscillator and clock	40
5-7-1. Internal High RC oscillator and Internal Low RC oscillator.....	40
5-7-2. IHRC Frequency Adjustment (.ADJUST_OTP_IHRCR).....	41
5-7-3. Crystal Oscillator	43
5-7-4. System Clock and LVD level.....	44
5-7-5. System Clock Switching.....	46
5-8. 16-bit Timer (Timer16)	47
5-9. 8-bit Timer (Timer2) with PWM generation.....	49
5-9-1. Using the Timer2 to generate periodical waveform.....	50
5-9-2. Using the Timer2 to generate 8-bit PWM waveform	52
5-9-3. Using the Timer2 to generate 6-bit PWM waveform	53
5-10. WatchDog Timer	54
5-11. Interrupt.....	55
5-12. Power-Down.....	56
5-13. IO Pins	57
5-14. Reset.....	59
5-15. Comparator	60
5-15-1. Comparator Hardware Diagram	60
5-15-2. Analog Inputs	61
5-15-3. Internal reference voltage ($V_{\text{internal R}}$)	61
5-15-4. Comparator Interrupt Operation	64
5-15-5. Synchronizing Comparator Output to Timer2.....	64
5-15-6. Comparator Response Time	65

5-15-7. Using the comparator.....	65
5-15-8. Using the comparator and band-gap 1.20V	66
5-16. LCD Bias Voltage Generator.....	66
5-17. Analog-to-Digital Conversion (ADC) module	67
5-17-1. The input requirement for AD conversion	68
5-17-2. Select the ADC bit resolution	69
5-17-3. ADC clock selection	69
5-17-4. AD conversion.....	69
5-17-5. Configure the analog pins	69
5-17-6. Using the ADC	70
5-18. Software Utility (Code Generate)	71
6. IO Registers	72
6-1. Address mapping of IO registers.....	72
6-2. Registers Functional Description.....	73
6-2-1. ACC Status Flag Register (<i>flag</i>), IO address = 0x00.....	73
6-2-2. FPP unit Enable Register (<i>fppen</i>), IO address = 0x01	73
6-2-3. Stack Pointer Register (<i>sp</i>), IO address = 0x02.....	73
6-2-4. Clock Mode Register (<i>clkmd</i>), IO address = 0x03.....	74
6-2-5. Interrupt Enable Register (<i>inten</i>), IO address = 0x04.....	74
6-2-6. Interrupt Request Register (<i>intrq</i>), IO address = 0x05	75
6-2-7. Timer16 mode Register (<i>t16m</i>), IO address = 0x06	75
6-2-8. General Data register for IO (<i>gdio</i>), IO address = 0x07	76
6-2-9. External Oscillator setting Register (<i>eoscr</i>), IO address = 0x0a.....	76
6-2-10. Internal High RC oscillator control Register (<i>ihrcr</i>), IO address = 0x0b.....	76
6-2-11. Interrupt Edge Select Register (<i>integs</i>), IO address = 0x0c	76
6-2-12. Port A Digital Input Disable Register (<i>padidr</i>), IO address = 0x0d	77
6-2-13. Port B Digital Input Disable Register (<i>pbdidr</i>), IO address = 0x0e	77
6-2-14. Port C Digital Input Disable Register (<i>pcdidr</i>), IO address = 0x0f	77
6-2-15. Port A Data Register (<i>pa</i>), IO address = 0x10	78
6-2-16. Port A Control Register (<i>pac</i>), IO address = 0x11.....	78
6-2-17. Port A Pull-High Register (<i>paph</i>), IO address = 0x12.....	78
6-2-18. Port A Open-Drain Register (<i>paod</i>), IO address = 0x13.....	78
6-2-19. Port B Data Register (<i>pb</i>), IO address = 0x14	78
6-2-20. Port B Control Register (<i>pbc</i>), IO address = 0x15.....	78
6-2-21. Port B Pull-High Register (<i>pbph</i>), IO address = 0x16.....	78
6-2-22. Port C Data Register (<i>pc</i>), IO address = 0x17	78
6-2-23. Port C Control Register (<i>pcc</i>), IO address = 0x18.....	79

6-2-24. Port C Pull-High Register (<i>pcph</i>), IO address = 0x19.....	79
6-2-25. ADC Control Register (<i>adcc</i>), IO address = 0x20	79
6-2-26. ADC Mode Register (<i>adcm</i>), IO address = 0x21.....	80
6-2-27. ADC Result High Register (<i>adcrh</i>), IO address = 0x22	80
6-2-28. ADC Result Low Register (<i>adcrf</i>), IO address = 0x23	80
6-2-29. Miscellaneous Register (<i>misc</i>), IO address = 0x3b.....	80
6-2-30. Timer2 Control Register (<i>tm2c</i>), IO address = 0x3c.....	81
6-2-31. Timer2 Counter Register (<i>tm2ct</i>), IO address = 0x3d	81
6-2-32. Timer2 Scalar Register (<i>tm2s</i>), IO address = 0x37	82
6-2-33. Timer2 Bound Register (<i>tm2b</i>), IO address = 0x09.....	82
6-2-34. Comparator Control Register (<i>gpcc</i>), IO address = 0x3e	82
6-2-35. Comparator Selection Register (<i>gpcs</i>), IO address = 0x22.....	83
6-3. Code Options	83
7. Instructions	84
7-1. Data Transfer Instructions	84
7-2. Arithmetic Operation Instructions	88
7-3. Shift Operation Instructions	90
7-4. Logic Operation Instructions.....	91
7-5. Bit Operation Instructions	94
7-6. Conditional Operation Instructions	95
7-7. System control Instructions	97
7-8. Summary of Instructions Execution Cycle.....	99
7-9. Summary of affected flags by Instructions	100
8. Package Information	101
8-1. Package Marking Information.....	101
8-2. SOP18	102
8-3. SOP20	102
8-4. SOP24	103
8-5. DIP18	103
8-6. DIP20	104
8-7. Skinny-DIP24	104
8-8. SSOP20	105

Revision History:

Revision	Date	Description
0.00	2009/11/11	Draft
0.01	2009/11/30	1 st version
0.11	2010/03/02	1. Modify Pin Description 2. Add/Modify DC/AC characteristics 3. Add/Modify Functional Description
0.12	2010/06/29	1. Correct EOSCR Read/Write register to Write only register 2. Correct PCDIDR register description 3. Correct Fig.10 Timer2 Hardware Diagram Add ~PA0, ~PA3, ~PA4 clock sources 4. Modify Fig.4-14~4-24, misc.6=1 to disable XTAL high drive mode 5. Add comparator functional description and responsive time chart
0.13	2010/07/08	Amend band-gap reference voltage specification

1. Features

1-1. High Performance RISC CPU Array

- ◆ Patented Field Programmable Processor Array (FPPA™) Technology
- ◆ Two parallel processing units
- ◆ 4Kx16 bits OTP program memory for both FPP units
- ◆ 200 Bytes data RAM for both FPP units
- ◆ 100 powerful instructions
- ◆ All instructions are 1T except indirect memory access, including branch instructions
- ◆ One cycle for branch instructions to reduce overhead and easy timing calculation
- ◆ Programmable stack pointer to provide adjustable stack level
- ◆ Direct and indirect addressing modes for data and instructions
- ◆ Bit-manipulation instructions
- ◆ All data memories are available for use as an index pointer
- ◆ Support security function to protect OTP data
- ◆ Separated IO and memory space to reduce firmware overhead in space exchange

1-2. System Functions

- ◆ Clock sources : internal high RC oscillator (IHRC), internal low RC oscillator (ILRC) and crystal oscillator
- ◆ Built-in Power On Reset and Low Voltage Detector
- ◆ Built-in internal high RC oscillator
- ◆ One hardware 16-bit timer
- ◆ One hardware 8-bit timer with PWM generator
- ◆ Up to 11-channel 12-bit resolution ADC with 1-channel for internal band-gap reference voltage
- ◆ Built-in Internal band-gap to provide 1.20±0.15 volt reference voltage
- ◆ Provide two start up speed modes and two wake-up speed modes
- ◆ Provide software configurable LCD driver IO with optional VDD/2 LCD bias voltage
- ◆ Provide maximum 4x16 dots LCD display
- ◆ Provide one hardware comparator
- ◆ High noise immunity (high EFT)
- ◆ 22 IO pins with 12mA driving / sink capability
- ◆ Four configurable Low Voltage Detector (LVD) levels to ensure workable voltage
- ◆ Operating voltage range: 2.2V ~ 5.5V
- ◆ Operating temperature range: -40°C ~ 85°C
- ◆ Operating frequency and voltage for both crystal mode and IHRC mode

DC ~ 8MHz@VDD ≥ 4V	DC ~ 4MHz@VDD ≥ 3V
DC ~ 2MHz@VDD ≥ 2.5V	DC ~ 1MHz@VDD ≥ 2.2V
- ◆ Low power consumption


$I_{\text{operating}} \sim 1.2\text{mA}@1\text{MIPS}, \text{VDD}=5.0\text{V};$	$I_{\text{operating}} \sim 40\text{uA}@VDD=3.3\text{V}, \text{ILRC} \sim 16\text{KHz}$
$I_{\text{standby}} \sim 1\text{uA}@VDD=5.0\text{V};$	$I_{\text{standby}} \sim 0.5\text{uA}@VDD=3.3\text{V}$
- ◆ Package types:

P234CS18: SOP18 (300mil),	P234CD18: DIP18 (300mil)	
P234CS20: SOP20 (300mil),	P234CD20: DIP20 (300mil),	P234CSS20: SSOP20 (150mil)
P234CS24: SOP24 (300mil),	P234CK24: Skinny-DIP24 (300mil)	

2. General Description and Block Diagram

The P234 family is an ADC-Type of PADAUK's parallel processing, fully static, OTP-based CMOS 2x8 bit processor array that can execute two peripheral functions in parallel. It employs RISC architecture based on patent pending FPPA™ (Field Programmable Processor Array) technology and all the instructions are executed in one cycle except that some instructions are two cycles that handle indirect memory access.


4Kx16 bits OTP program memory and 200 bytes data SRAM are inside for two FPP units using, one up to 11 channels 12-bit ADC is built inside the chip with one channel for internal band-gap reference voltage; one comparator is also provided. P234 also provides two hardware timers: one is 16-bit timer and the other one is 8-bit with PWM generation.



3. P234 Family and Pin Description

P234CS18 (SOP18-300mil)


P234CD18 (DIP20-300mil)



P234CS20 (SOP20-300mil)


P234CD20 (DIP20-300mil)

P234CSS20 (SSOP20-150mil)



P234CS24 (SOP24-300mil)

P234CK24 (Skinny DIP24-300mil)



Pin Description

Pin Name	Pin Type & Buffer Type	Description
PA7/X1	IO ST / CMOS	This pin can be used as (1) Bit 7 of port A when an internal RC oscillator is used and can be configured as input/output, with pull-up resistor, open-drain output mode by software. (2) X1 when a crystal oscillator is used. When this pin is configured for crystal oscillator, it will be switched to analog pin to prevent leakage current automatically. The bit 7 of padidr register can be set to high to disable digital input; wake-up from power-down by toggling this pin is also disabled.
PA6/X2	IO ST / CMOS	This pin can be used as (1) Bit 6 of port A when an external crystal oscillator is not used and can be configured as input/output, with pull-up resistor, open-drain output mode by software. (2) X2 when a crystal oscillator is used. When this pin is configured for crystal oscillator, it will be switched to analog pin to prevent leakage current automatically. The bit 6 of padidr register can be set to high to disable digital input, wake-up from power-down by toggling this pin is also disabled.
PA5/RESET#	IO (OC) ST / CMOS	This pin can be used as (1) hardware reset of this chip. (2) Bit 5 of port A. <u>Please note that this pin will drive low level only for output mode and does NOT have pull-up or pull-down resistor inside.</u> Please add pull up resistor (input mode) outside or drive low (output) to prevent leakage current if no use. The bit 5 of padidr register can be set to high to disable wake-up from power-down by toggling this pin.
PA4/AD9/CIN2-	IO ST / CMOS / Analog	This pin can be used as (1) Bit 4 of port A. It can be configured as digital input, two-state output and open-drain output mode with pull-up resistor by software independently (2) Channel 9 of ADC analog input (3) Minus input source of comparator. When this pin is configured as analog input, please use bit 4 of register padidr to disable the digital input to prevent current leakage. The bit 4 of padidr register can be set to high to disable digital input; wake-up from power-down by toggling this pin is also disabled.
PA3/AD8/PWM/ COM3/CIN1-	IO ST / CMOS / Analog	This pin can be used as (1) Bit 3 of port A. It can be configured as digital input, two-state output and open-drain output mode with pull-up resistor independently by software (2) Channel 8 of ADC analog input (3) Minus input source of comparator (4) PWM output from Timer2 (5) COM3 for LCD. It can provide VDD/2 LCD bias voltage. When this pin is configured as analog input, please use bit 3 of register padidr to disable the digital input to prevent current leakage. The bit 3 of padidr register can be set to high to disable digital input; wake-up from power-down by toggling this pin is also disabled.

Pin Name	Pin Type & Buffer Type	Description
PA2/PWM/ COM2	IO ST / CMOS	This pin can be used as (1) Bit 2 of port A. It can be configured as digital input, two-state output and open-drain output mode with pull-up resistor independently by software (2) PWM output from Timer2 (3) COM2 for LCD. It can provide VDD/2 LCD bias voltage. The bit 2 of padidr register can be set to high to disable wake-up from power-down by toggling this pin.
PA1/PWM/ COM1	IO ST / CMOS	This pin can be used as (1) Bit 1 of port A. It can be configured as digital input, two-state output and open-drain output mode with pull-up resistor independently by software (2) PWM output from Timer2 (3) COM1 for LCD. It can provide VDD/2 LCD bias voltage. The bit 1 of padidr register can be set to high to disable wake-up from power-down by toggling this pin.
PA0/INT0/COM0	IO ST / CMOS	This pin can be used as (1) Bit 0 of port A. It can be configured as digital input, two-state output and open-drain output mode with pull-up resistor independently by software (2) External interrupt line 0. It can be used as an external interrupt line 0. <u>Both rising edge and falling edge are accepted to request interrupt service and configurable by register setting.</u> (3) COM0 for LCD. This pin is also the COM0 from LCD bias voltage generator. The bit 0 of padidr register can be set to high to disable wake-up from power-down by toggling this pin.
PB7/AD7	IO ST / CMOS / Analog	These pins can be used as (1) Bit 7~2 of port B. These six pins can each be configured as analog input, digital input, and two-state output mode with pull-up resistor independently by software. (2) Channel 7~2 of ADC analog input. When any of these six pins acts as analog inputs, please use register pbdidr to disable the digital input to prevent current leakage. If the control bit in pbdidr register is set to high to disable digital input, wake-up from power-down by toggling the corresponding pin is also disabled.
PB6/AD6		
PB5/AD5		
PB4/AD4		
PB3/AD3		
PB2/AD2		
PB1/AD1/Vref	IO ST / CMOS / Analog	This pin can be used as (1) Bit 1 of port B. It can be configured as analog input, digital input, and two-state output mode with pull-up resistor independently by software. (2) Channel 1 of ADC analog input (3) Reference high input Vref of ADC. When this pin acts as analog input, please use bit 1 of register pbdidr to disable the digital input to prevent current leakage. If bit 1 of pbdidr register is set to high to disable digital input, wake-up from power-down by toggling this pin is also disabled.

Pin Name	Pin Type & Buffer Type	Description
PB0/AD0/INT1/ CO	IO ST / CMOS / Analog	<p>This pin can be used as (1) Bit 0 of port B. It can be configured as analog input, digital input, and two-state output mode with pull-up resistor independently by software. (2) Channel 0 of ADC analog input. When this pin acts as analog input, please use bit 0 of register <i>pbdidr</i> to disable the digital input to prevent current leakage. (3) External interrupt line 1. <u>Both rising edge and falling edge are accepted to request interrupt service and configurable by register setting.</u> (4) Comparator output.</p> <p>If bit 0 of <i>pbdidr</i> register is set to high to disable digital input, wake-up from power-down by toggling this pin is also disabled.</p>
PC5/CIN+	IO ST / CMOS / Analog	<p>This pin can be used as (1) Bit 5 of port C. It can be configured as analog input, digital input, and two-state output mode with pull-up resistor independently by software. (2) Plus or minus input source of comparator.</p> <p>When this pin acts as analog input, please use bit 1 of register <i>pcdidr</i> to disable the digital input to prevent current leakage. If bit 1 of <i>pcdidr</i> register is set to high to disable digital input, wake-up from power-down by toggling this pin is also disabled.</p>
PC4	IO ST / CMOS	<p>Bit 4,3,2,1 of port C. These pins can be configured as digital input mode and two-state output mode with pull-up resistor independently by software. If the control bit in <i>pcdidr</i> register is set to high to disable digital input, wake-up from power-down by toggling the corresponding pin is also disabled.</p>
PC3		
PC2		
PC1		
PC0/CIN3-	IO ST / CMOS / Analog	<p>This pin can be used as (1) Bit 0 of port C. It can be configured as analog input, digital input, and two-state output mode with pull-up resistor independently by software. (2) Minus input source of comparator.</p> <p>When this pin acts as analog input, please use register <i>pcdidr</i> to disable the digital input to prevent current leakage. If bit 0 of <i>pcdidr</i> register is set to high to disable digital input, wake-up from power-down by toggling this pin is also disabled.</p>
VDD	VDD	Positive power
GND	GND	Ground

Notes: IO: Input/Output; ST: Schmitt Trigger input; OC: Open Collector; Analog: Analog input pin;
CMOS: CMOS voltage level

4. Device Characteristics

4-1. AC/DC Device Characteristics

Symbol	Description	Min	Typ	Max	Unit	Conditions (Ta=25°C)
V _{DD}	Operating Voltage	2.2	5.0	5.5	V	
I _{OP}	Operating Current		1.2 3.5 150 40		mA mA uA uA	f _{SYS} =1MIPS@5.0V f _{SYS} =8MIPS@5.0V f _{SYS} =5.0V, use ILRC ~ 32KHz f _{SYS} =3.3V, use ILRC ~ 16KHz
I _{PD}	Power Down Current		<1.0 <0.5		uA uA	f _{SYS} = 0Hz, VDD=5.0V f _{SYS} = 0Hz, VDD=3.0V
V _{IL}	Input low voltage for IO lines	0		0.2V _{DD}	V	
V _{IH}	Input high voltage for IO lines	0.8 V _{DD}		V _{DD}	V	
I _{OL}	IO lines sink current	8	12	18	mA	V _{DD} =5.0V, V _{OL} =0.5V
I _{OH}	IO lines drive current	-7.5	-11.5	-17	mA	V _{DD} =5.0V, V _{OH} =4.5V
R _{PH}	Pull-high Resistance		75		KΩ	V _{DD} =5.0V
V _{BRD}	Low Voltage Detect Voltage (Brown-out voltage)	3.8 2.85 2.35 2.1	4.0 3.0 2.5 2.2	4.2 3.15 2.65 2.3	V	
f _{SYS}	System clock IHRC & crystal oscillator IHRC & crystal oscillator IHRC & crystal oscillator IHRC & crystal oscillator internal low RC oscillator	0 0 0 0	 32K	8M 4M 2M 1M	 Hz	V _{DD} = 4.0V V _{DD} = 3.0V V _{DD} = 2.5V V _{DD} = 2.2V V _{DD} = 5.0V
t _{INT}	Interrupt pulse width	30			ns	V _{DD} = 5.0V
V _{ADC}	Workable ADC operating Voltage	2.2		5.0	V	
V _{AD}	AD Input Voltage	0		VDD	V	
ADrs	ADC resolution			12	bit	
ADcs	ADC current consumption		0.9 0.8		mA	@5V @3V
ADclk	ADC clock period		2 4		us	2.5V ~ 5.5V 2.2V ~ 5.5V
t _{ADCONV}	ADC conversion time (T _{ADCLK} is the period of the selected AD conversion clock)		13 14 15 16 17		T _{ADCLK}	8-bit resolution 9-bit resolution 10-bit resolution 11-bit resolution 12-bit resolution
AD DNL	ADC Differential NonLinearity		±2*		LSB	
AD INL	ADC Integral NonLinearity		±4*		LSB	

Symbol	Description	Min	Typ	Max	Unit	Conditions (Ta=25°C)
ADos	ADC offset*		10 6.5 4		mV	VDD=5V VDD=4V VDD=3.3V
V _{BG}	Bandgap Reference Voltage	1.05	1.20	1.35	V	
VDR	RAM data retention voltage*	1.5			V	P234 in stop mode.
F _{IHRC}	Frequency of IHRC after calibration*	15.84 15.52 13.92	16 16 16	16.16 16.48 18.08	MHz	±1% @VDD=5V, 25°C ±3% @VDD=2.2V~5.5V, 25°C ±13% @VDD=2.2V~5.5V, -40°C~85°C
F _{ILRC}	Frequency of ILRC		32 16		KHz	±100% @VDD=5V & -40°C<Ta<85°C ±100% @VDD=3V & -40°C<Ta<85°C
CPos	Comparator offset*	-	±10	±20	mV	
CPcm	Comparator input common mode*	0		VDD-1.5	V	
CPspt	Comparator response time**		100	500	ns	Both Rising and Falling
CPmc	Stable time to change comparator mode		2.5	7.5	us	
CPcs	Comparator current consumption		40 20		uA	@5V @3V
R _(VDD/2)	(VDD/2) pull-up / pull-down resistance	2.5	5	10	KΩ	
ΔV _(VDD/2)	Deviation of (VDD/2) output voltage		±3%	±5%		
t _{WDT}	Watchdog timeout period		16 32		ms	@VDD=5V, ILRC~32KHz @VDD=3.3V, ILRC~16KHz
t _{SBP}	System boot-up period (Fast)		20		us	@VDD=5V, IHRC=16MHz
	System boot-up period (Normal)		32		ms	@VDD=5V, ILRC~32KHz
T _{WUP}	System wake up period (Fast)		20		us	@IHRC=16MHz
	System wake up period (Normal)		32 64		ms	@VDD=5V, ILRC~32KHz @VDD=3.3V, ILRC~16KHz
t _{RST}	External reset pulse width	120			us	@VDD=5V

*These parameters are for design reference, not tested for each chip.


** Response time is measured with comparator input at (VDD-1.5)/2 -100mV, and (VDD-1.5)/2+100mV

4-2. Absolute Maximum Ratings

- Supply Voltage 2.2V ~ 5.5V
- Input Voltage -0.3V ~ VDD + 0.3V
- Operating Temperature -40°C ~ 85°C
- Junction Temperature 150°C
- Storage Temperature -50°C ~ 125°C

Preliminary Information, subject to change without notice

4-3. Typical operating frequency vs. VDD




The allowable operating frequency of P234 is



1MHz for 2.2V,
 2MHz for 2.5V,
 4MHz for 3.0V,
 8MHz for 4V and
 16MHz for 4.5V.

Here, the operating frequency is the frequency of system clock.



4-4. Typical ILRC frequency vs. VDD



4-5. Typical operating current vs. VDD @ system clock = ILRC/1




4-6. Typical operating current vs. VDD @ system clock = ILRC/4



4-7. Typical operating current vs. VDD @ system clock = IHRC/1


Measurement conditions:

- IHRC=16MHz, system CLK = IHRC/1 = 16MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 2 FPPA running
- One IO toggle, toggle frequency = 2MHz



Measurement conditions:


- IHRC=16MHz, system CLK = IHRC/1 = 16MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 1 FPPA running
- NO IO toggle



4-8. Typical operating current vs. VDD @ system clock = IHRC/2


Measurement conditions:

- IHRC=16MHz, system CLK = IHRC/2 = 8MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 2 FPPA running
- One IO toggle, toggle frequency = 1MHz



Measurement conditions:


- IHRC=16MHz, system CLK = IHRC/2 = 8MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 1 FPPA running
- No IO toggle



4-9. Typical operating current vs. VDD @ system clock = IHRC/4


Measurement conditions:

- IHRC=16MHz, system CLK = IHRC/4 = 4MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 2 FPPA running
- One IO toggle, toggle frequency = 500KHz



Measurement conditions:


- IHRC=16MHz, system CLK = IHRC/4 = 4MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 1 FPPA running
- No IO toggle



4-10. Typical operating current vs. VDD @ system clock = IHRC/6


Measurement conditions:

- IHRC=16MHz, system CLK = IHRC/6 = 2.6MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 2 FPPA running
- One IO toggle, toggle frequency = 333KHz



Measurement conditions:


- IHRC=16MHz, system CLK = IHRC/6 = 2.6MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 1 FPPA running
- No IO toggle



4-11. Typical operating current vs. VDD @ system clock = IHRC/8


Measurement conditions:

- IHRC=16MHz, system CLK = IHRC/8 = 2MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 2 FPPA running
- One IO toggle, toggle frequency = 250KHz



Measurement conditions:


- IHRC=16MHz, system CLK = IHRC/8 = 2MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 1 FPPA running
- No IO toggle



4-12. Typical operating current vs. VDD @ system clock = IHRC/16


Measurement conditions:

- IHRC=16MHz, system CLK = IHRC/16 = 1MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 2 FPPA running
- One IO toggle, toggle frequency = 125KHz



Measurement conditions:


- IHRC=16MHz, system CLK = IHRC/16 = 1MHz
- eoscr.0 = 0, IHRC and LVD enabled
- 1 FPPA running
- No IO toggle



4-13. Typical operating current vs. VDD @ system clock = IHRC/32


Measurement conditions:

- ◆ IHRC=16MHz, system CLK = IHRC/32 = 500KHz
- ◆ eoscr.0 = 0, IHRC and LVD enabled
- ◆ 2 FPPA running
- ◆ One IO toggle, toggle frequency = 62.5KHz



Measurement conditions:


- ◆ IHRC=16MHz, system CLK = IHRC/32 = 500KHz
- ◆ eoscr.0 = 0, IHRC and LVD enabled
- ◆ 1 FPPA running
- ◆ No IO toggle



4-14. Typical operating current vs. VDD @ system clock = 16MHz XTAL (EOSC) /1


Measurement Conditions:

- ◆ XTAL=16MHz, system CLK = EOSC/1 = 16MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 2MHz



Measurement Conditions:


- ◆ XTAL=16MHz, system CLK = EOSC/1 = 16MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-15. Typical operating current vs. VDD @ system clock = 16MHz XTAL (EOSC) /2


Measurement Conditions:

- ◆ XTAL=16MHz, system CLK = EOSC/2 = 8MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 1MHz



Measurement Conditions:


- ◆ XTAL=16MHz, system CLK = EOSC/2 = 8MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-16. Typical operating current vs. VDD @ system clock = 16MHz XTAL (EOSC) /4


Measurement Conditions:

- ◆ XTAL=16MHz, system CLK = EOSC/4 = 4MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 500kHz



Measurement Conditions:


- ◆ XTAL=16MHz, system CLK = EOSC/4 = 4MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-17. Typical operating current vs. VDD @ system clock = 16MHz XTAL (EOSC) /8


Measurement Conditions:

- ◆ XTAL=16MHz, system CLK = EOSC/8 = 2MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 250kHz



Measurement Conditions:


- ◆ XTAL=16MHz, system CLK = EOSC/8 = 2MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-18. Typical operating current vs. VDD @ system clock = 4MHz XTAL (EOSC) /1


Measurement Conditions:

- ◆ XTAL=4MHz, system CLK = EOSC/1 = 4MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 500kHz



Measurement Conditions:


- ◆ XTAL=4MHz, system CLK = EOSC/1 = 4MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-19. Typical operating current vs. VDD @ system clock = 4MHz XTAL (EOSC) /2


Measurement Conditions:

- ◆ XTAL=4MHz, system CLK = EOSC/2 = 2MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 250kHz



Measurement Conditions:


- ◆ XTAL=4MHz, system CLK = EOSC/2 = 2MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-20. Typical operating current vs. VDD @ system clock = 4MHz XTAL (EOSC) /4


Measurement Conditions:

- ◆ XTAL=4MHz, system CLK = EOSC/4 = 1MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 125kHz



Measurement Conditions:


- ◆ XTAL=4MHz, system CLK = EOSC/4 = 1MHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-21. Typical operating current vs. VDD @ system clock = 4MHz XTAL (EOSC) /8


Measurement Conditions:

- ◆ XTAL=4MHz, system CLK = EOSC/8 = 500KHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 62.5kHz



Measurement Conditions:


- ◆ XTAL=4MHz, system CLK = EOSC/8 = 500KHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-22. Typical operating current vs. VDD @ system clock = 32KHz XTAL (EOSC) /1


Measurement Conditions:

- ◆ XTAL=32KHz, system CLK = EOSC/1 = 32KHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 4KHz



Measurement Conditions:


- ◆ XTAL=32KHz, system CLK = EOSC/1 = 32KHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-23. Typical operating current vs. VDD @ system clock = 32KHz XTAL (EOSC) /2


Measurement Conditions:

- ◆ XTAL=32KHz, system CLK = EOSC/2 = 16KHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 2KHz



Measurement Conditions:


- ◆ XTAL=32KHz, system CLK = EOSC/2 = 16KHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle



4-24. Typical operating current vs. VDD @ system clock = 32KHz XTAL (EOSC) /4


Measurement Conditions:

- ◆ XTAL=32KHz, system CLK = EOSC/4 = 8KHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 2 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ One IO toggle, toggle frequency = 1KHz




Measurement Conditions:


- ◆ XTAL=32KHz, system CLK = EOSC/4 = 8KHz
- ◆ eoscr.0 = 0, IHRC enabled
- ◆ 1 FPPA running
- ◆ misc.6 = 1, disable XTAL high drive mode
- ◆ No IO toggle




4-25. Typical measurement of IHRC frequency vs. VDD and temperature




4-26. Typical measurement of IO driving/sink current




4-27. Typical measurement of IO input threshold voltage







4-28. Typical measurement of IO pull high resistance



4-29. Typical measurement of (VDD/2) Bias output voltage and driving/sink current




4-30. Timing charts for boot up conditions



4-31. Typical measurement of Comparator Responsive Time (Use $V_{\text{internal R}}$)


Measurement Conditions:

- ◆ Plus input: PC5
- ◆ Minus input: $V_{\text{internal R}} = (5/16)*VDD$
- ◆ $V_{\text{internal R}}$: use Case I, R1
- ◆ Fix $V_{\text{internal R}}$, use PC5 rising edge to measure response time




Measurement Conditions:

- ◆ Plus input: PC5
- ◆ Minus input: $V_{\text{internal R}} = (5/16)*VDD$
- ◆ $V_{\text{internal R}}$: use Case I, R1
- ◆ Fix $V_{\text{internal R}}$, use PC5 falling edge to measure response time




Measurement Conditions:

- ◆ Plus input: $V_{\text{internal R}} = (5/16)*VDD$
- ◆ Minus input: PC5
- ◆ $V_{\text{internal R}}$: use Case I, R1
- ◆ Fix $V_{\text{internal R}}$, use PC5 rising edge to measure response time



Measurement Conditions:

- ◆ Plus input: $V_{\text{internal R}} = (5/16)*VDD$
- ◆ Minus input: PC5
- ◆ $V_{\text{internal R}}$: use Case I, R1
- ◆ Fix $V_{\text{internal R}}$, use PC5 falling edge to measure response time




4-32. Typical measurement of Comparator Responsive Time

Measurement Conditions:

- ◆ Plus input: PC5
- ◆ Minus input: PC0 = (5/16)VDD
- ◆ Fix PC0, use PC5 rising edge to measure response time


nS Response Time (Plus input with rising edge)



Measurement Conditions:

- ◆ Plus input: PC5
- ◆ Minus input: PC0 = (5/16)VDD
- ◆ Fix PC0, use PC5 falling edge to measure response time


nS Response Time (Plus input with falling edge)



Measurement Conditions:

- ◆ Plus input: PC5 = (5/16)VDD
- ◆ Minus input: PC0
- ◆ Fix PC5, use PC0 rising edge to measure response time


nS Response Time (Plus input with rising edge)



Measurement Conditions:

- ◆ Plus input: PC5 = (5/16)VDD
- ◆ Minus input: PC0
- ◆ Fix PC5, use PC0 falling edge to measure response time

nS Response Time (Plus input with falling edge)



5. Functional Description

5-1. Processing Units

There are two processing units (FPP unit) inside the chip of P234. In each processing unit, it includes (i) its own Program Counter to control the program execution sequence (ii) its own Stack Pointer to store or restore the program counter for program execution (iii) its own accumulator (iv) Status Flag to record the status of program execution. Each FPP unit has its own program counter and accumulator for program execution, flag register to record the status, and stack pointer for jump operation. Based on such architecture, FPP unit can execute its own program independently, thus parallel processing can be expected.

These two FPP units share the same 4Kx16 bits OTP program memory, 200 bytes data SRAM and all the IO ports, these two FPP units are operated at mutual exclusive clock cycles to avoid interference. One task switch is built inside the chip to decide which FPP unit should be active for the corresponding cycle. The hardware diagram and basic timing diagram of FPP units are illustrated in Fig. 1. For FPP0 unit, its program will be executed in sequence every other system clock, shown as $(M-1)_{th}$, M_{th} and $(M+1)_{th}$ instructions. For FPP1 unit, its program will be also executed in sequence every other system clock, shown as $(N-1)_{th}$, N_{th} and $(N+1)_{th}$ instructions.




Fig. 1 Hardware and Timing Diagram of FPP unit

Each FPP unit has half computing power of whole system; for example, FPP0 and FPP1 will be operated at 8MHz if system clock is 16MHz. The FPP unit can be enabled or disabled by programming the FPP unit Enable Register, only FPP0 is enabled after power-on reset. The system initialization will be started from FPP0 and FPP1 unit can be enabled by user's program if necessary. Both FPP0 and FPP1 can be enabled or disabled by using any one FPP unit.

5-1-1. Program Counter

Program Counter (PC) is the unit that contains the address of an instruction to be executed next. The program counter is automatically incremented at each instruction cycle so that instructions are retrieved sequentially from the program memory. Certain instructions, such as branches and subroutine calls, interrupt the sequence by placing a new value in the program counter. The bit length of the program counter is 12 for P234. The program counter of FPP0 is 0 after hardware reset and 1 for FPP1. Whenever an interrupt happens in FPP0, the program counter will jump to 'h10 for interrupt service routine. Each FPP unit has its own program counter to control the program execution sequence.

5-1-2. Stack Pointer

The stack pointer in each processing unit is used to point the top of the stack area where the local variables and parameters to subroutines are stored; the stack pointer register (sp) is located in IO address 0x02h. The bit number of stack pointer is 8 bit; the stack memory cannot be accessed over 200 bytes and should be defined within 200 bytes from 0x00h address. The stack memory of P234 for each FPP unit can be assigned by user via stack pointer register, means that the depth of stack pointer for each FPP unit is adjustable in order to optimize system performance. The following example shows how to define the stack in the ASM (assembly language) project:

```
. ROMADR 0
GOTO      FPPA0
GOTO      FPPA1
...
. RAMADR 0                                // Address must be less than 0x100
WORD      Stack0 [1]                      // one WORD
WORD      Stack1 [2]                      // two WORD
...
FPPA0:
SP  =      Stack0;                        // assign Stack0 for FPPA0,
                                           // one level call because of Stack0[1]
...
call      function1
...
FPPA1:
SP  =      Stack1;                        // assign Stack1 for FPPA1,
                                           // two level call because of Stack1[2]
...
call      function2
...
```

In Mini-C project, the stack calculation is done by system software, user will not have effort on it, and the example is shown as below:

```
void      FPPA0 (void)
{
...
}
```

User can check the stack assignment in the window of program disassembling, Fig. 2 shows that the status of stack before FPP0 execution, system has calculated the required stack space and has reserved for the program.




Fig. 2 Stack Assignment in Mini-C project

5-2. Program Memory -- OTP

The OTP (One Time Programmable) program memory is used to store the program instructions to be executed. All program codes for each FPP unit are stored in this OTP memory for both FPP0 and FPP1. The OTP program memory may contains the data, tables and interrupt entry. After reset, the initial address for FPP0 is 'h0 and 'h1 for FPP1, the interrupt entry is 'h10 and interrupt is for FPP0 only, the last eight addresses are reserved for system using, like checksum, serial number, etc. The OTP program memory for P234 is 4Kx16 bits that is partitioned as below.

Address	Function
000	FPP0 reset – goto instruction
001	FPP1 reset – goto instruction
002	Reserved
•	•
00F	Reserved
010	Interrupt entry address
011	User program memory
•	•
•	•
FF7	User program memory
FF8	System Using
•	•
FFF	System Using

Table 1: Program Memory Organization

In order to have maximum flexibility for user program using, the user program memory is shared with both FPP0 and FPP1, and the program space allocation is done by program compiler automatically, user does not need to specify the address if not necessary. Table 2 shows one example of program memory using.

Address	Function
000	FPP0 reset – goto instruction (goto 'h011)
001	FPP1 reset – goto instruction (goto 'h9A1)
002	Reserved
•	•
00F	Reserved
010	Interrupt entry address (FPP0 only)
011	Begin of FPP0 user program
•	•
•	•
9A0	End of FPP0 user program
9A1	Begin of FPP1 program
•	•
•	•
F37	End of FPP1 program
F38	Not used
•	•
•	•
FF7	Not used
FF8	System Using
•	•
FFF	System Using

Table 2: Example of Program Memory Using

5-3. Program Structure

After power-up, the program starting address of FPP0 is 0x000 and 0x001 for FPP1. The 0x010 is the entry address of interrupt service routine, which belongs to FPP0 only. The basic firmware structure for P234 is shown as Fig. 3, the program codes of two FPP units are placed in one whole program space. Except for the initial addresses of processing units and entry address of interrupt, the memory location is not specially specified; the program codes of processing unit can be resided at any location no matter what the processing unit is. After power-up, the fpp0Boot will be executed first, which will include the system initialization and other FPP units enabled.




Fig. 3 Program Structure

5-4. Boot Procedure – Fast Boot up and Normal Boot up

By code option, user can choose fast boot up or normal boot up when compiling the program. For 16MHz IHRC and 32KHz ILRC, it will take about 20 μ s for fast boot up (128 IHRC clock cycles plus stable time of hardware circuit) and 32ms for normal boot up (1024 ILRC clock cycles plus stable time of hardware circuit), that is t_{SBP} in the Fig. 4. This selected code option will be automatically written into bit 3 of clkmd register and to select the default system clock after boot up. After boot up procedure, the default system clock is IHRC/6 for fast boot up and ILRC for normal boot up. No matter whether fast boot up is chosen or not, user should ensure that the power should be stable after boot up time.




Fig. 5 shows the typical program flow after boot up. Please notice that the FPP1 is disabled after reset and recommend NOT enabling FPP1 before system and FPP0 initialization.




Fig. 5 Boot Procedure

5-5. Data Memory -- SRAM

Fig. 6 shows the SRAM data memory organization of P234, all the SRAM data memory could be accessed by FPP0 and FPP1 directly with 1T clock cycle, the data access can be byte or bit operation. Besides data storage, the SRAM data memory is also served as data pointer of indirect access method and the stack memory for all FPP units.

The stack memory for each processing unit should be independent from each other, and defined in the data memory. The stack pointer is defined in the stack pointer register of each processing unit; the depth of stack memory of each processing unit is defined by the user. The arrangement of stack memory fully flexible and can be dynamically adjusted by the user.

For indirect memory access mechanism, the data memory is used as the data pointer to address the data byte. All the data memory could be the data pointer; it's quite flexible and useful to do the indirect memory access. Since the data width is 8-bit, the memory size of indirect memory access is only 256 bytes only, all the 200 bytes data memory of P234 can be accessed by indirect access mechanism.




Fig. 6 Data Memory Organization

5-6. Arithmetic and Logic Unit

Arithmetic and Logic Unit (ALU) is the computation element to operate integer arithmetic, logic, shift and other specialized operations. The operation data can be from instruction, accumulator or SRAM data memory. Computation result could be written into accumulator or SRAM. FPP0 and FPP1 will share ALU for its corresponding operation.

5-7. Oscillator and clock

There are three hardware oscillator circuits provided by P234: external crystal oscillator, internal high RC oscillator (IHRC) and internal low RC oscillator (ILRC). Those above oscillators can be enabled and chosen by setting the corresponding bits in **clkmd** register to generate different system clock to meet different application.

5-7-1. Internal High RC oscillator and Internal Low RC oscillator

The IHRC is enabled after power-up and can be disabled via bit 4 of **clkmd** register, the frequency of IHRC can be calibrated by **ihrcr** register; usually it is calibrated to 16MHz to eliminate the variation in fabrication process; the frequency deviation after calibration can be within 1% normally. The IHRC calibration can be enabled when compiling the user's program and chip is calibrated one by one during programming the OTP codes into the chip.

The frequency of IHRC will drift with supply voltage and operating temperature, the major factor is the temperature variation. Table 3 shows the frequency deviation of IHRC under different conditions.

IHRC is calibrated to 16MHz	Deviation	Conditions
	±1%	VDD=5V, 25°C
	±3%	2.2V<VDD<5.5V, 25°C
	±13%	2.2V<VDD<5.5V, -40°C<Ta<85°C

Table 3: Frequency Deviation of IHRC

The ILRC is also enabled after power-up and can be disabled via bit 2 of **clkmd** register, the frequency of ILRC is fixed at 32 KHz, however, it is also varied by process, supply voltage and temperature, the frequency drift by those factors may reach to 100%. User should pay attention to frequency variation when using ILRC.

5-7-2. IHRC Frequency Adjustment (.ADJUST_OTP_IHRCR)

In IDE utility, the options for IHRC calibration will be selected by user during compilation and the corresponding script command will be inserted into the user's program automatically, the options for selection is shown as Table 4:

	CLKMD	IHRCR	Comments
<input type="radio"/> Set 8MHz :	= 34h (IHRC / 2)	Calibrate	IHRC is calibrated to 16MHz, CLK=8MHz (IHRC/2)
<input type="radio"/> Set 4MHz :	= 14h (IHRC / 4)	Calibrate	IHRC is calibrated to 16MHz, CLK=4MHz (IHRC/4)
<input type="radio"/> Set 2MHz :	= 3Ch (IHRC / 8)	Calibrate	IHRC is calibrated to 16MHz, CLK=2MHz (IHRC/8)
<input type="radio"/> Set ILRC :	= E4h (ILRC / 1)	Calibrate	IHRC is calibrated to 16MHz, CLK=ILRC
<input type="radio"/> Disable	No change	No Change	IHRC is NOT calibrated, CLK is not changed

Table 4 Options for IHRC calibration

Usually, .ADJUST_OTP_IHRCR script command is put at the beginning of program to set the desired operating frequency after boot up. The IHRC calibration is done once when programming the OTP code and will NOT be executed again after then. If user chooses different option, the state of P234 will be different after power up; it shows the difference after executing this command:

(1) .ADJUST_OTP_IHRCR 8MIPS

CLKMD = 0x34 after executing command for both fast boot up and normal boot up:

- ◆ IHRC is calibrated to 16MHz and enabled
- ◆ System Clock = IHRC/2 = 8MHz
- ◆ Watch Dog is disabled, ILRC is enabled, and PA5 acts as input pin.

(2) .ADJUST_OTP_IHRCR 4MIPS

CLKMD = 0x14 after executing command for both fast boot up and normal boot up:

- ◆ IHRC is calibrated to 16MHz and enabled
- ◆ System Clock = IHRC/4 = 4MHz
- ◆ Watch Dog is disabled, ILRC is enabled, and PA5 acts as input pin.

(3) .ADJUST_OTP_IHRCR 2MIPS

CLKMD = 0x3C after executing command:

- ◆ IHRC is calibrated to 16MHz and enabled
- ◆ System Clock = IHRC/8 = 2MHz
- ◆ Watch Dog is disabled, ILRC is enabled, and PA5 acts as input pin

(4) .ADJUST_OTP_IHRCR ILRC

CLKMD = 0XE4 after executing command for both fast boot up and normal boot up:

- ◆ IHRC is calibrated to 16MHz and disabled
- ◆ System Clock = ILRC
- ◆ Watch Dog is disabled, ILRC is enabled, PA5 acts as input pin

(5) .ADJUST_OTP_IHRCR DISABLE

CLKMD = 0XF6 after executing command for normal boot up:

- ◆ IHRC is NOT calibrated to 16MHz and enabled
- ◆ System Clock = ILRC
- ◆ Watch Dog is enabled, ILRC is enabled, and PA5 acts as input pin

CLKMD = 0x5E after executing command for fast boot up:

- ◆ IHRC is NOT calibrated to 16MHz and enabled
- ◆ System Clock = IHRC/6
- ◆ Watch Dog is enabled, ILRC is enabled, and PA5 acts as input pin

Although the IHRC frequency is usually calibrated to 16MHz, however, IDE utility provides the script command to calibrate IHRC to other frequency, the adjustable frequency of IHRC is around 12MHz to 16MHz. The script format for IHRC adjustment is:

.ADJUST_OTP_IHRCR AAA

Where AAA is the target frequency (in Hz) of system clock and the frequency of system clock will be kept within 1.5MHz to 2MHz, 3MHz to 4MHz or 6MHz to 8MHz. The following cases show how to use the script command to have system clock for UART and IR applications.

Case 1: The Baud rate for UART transmission is 115200, the possible methods are:

.ADJUST_OTP_IHRCR 7372800

// IHRC=14745600Hz, CLK=7372800Hz =64 * 115200, each FPP run at 3686400Hz

.ADJUST_OTP_IHRCR 3686400

// IHRC=14745600Hz, CLK=3686400Hz =32 * 115200, each FPP run at 1843200Hz

.ADJUST_OTP_IHRCR 7833600

// IHRC=15667200Hz, CLK=7833600Hz =68 * 115200, each FPP run at 3916800Hz

.ADJUST_OTP_IHRCR 3916800

// IHRC=15667200Hz, CLK=3916800Hz =34 * 115200, each FPP run at 1958400Hz

Case 2: The frequency for IR transmission is 455KHz, the possible methods are:

.ADJUST_OTP_IHRCR 7280000

// IHRC=14560000Hz, CLK=7280000Hz =16 * 455000, each FPP run at 3640000Hz

.ADJUST_OTP_IHRCR 3640000

// IHRC=14560000Hz, CLK=3640000Hz =8 * 455000, each FPP run at 1820000Hz

Case 3: Using IHRC and Timer2 to generate 455KHz clock for IR application:

.ADJUST_OTP_IHRCR 3640000

// IHRC=14.56MHz, CLK=3.64MHz

tm2c = 0b0010_00_0_0;

// Use IHRC, disable output, period mode, no inverse

tm2s = 0b0_00_01111;

// Timer2 clock: IHRC/16 = 14.56MHz / 16 = 910KHz

```

tm2ct = 0;           // counter register is reset to zero
tm2b = 0xff;         // upper bound of Timer2
clkmd = 0b110_1_1_0_0_0; // switch system clock = TM2_CLK &
                        // each FPP unit run at 910KHz/2 = 455KHz

```

More technical information about IHRC adjustment, please refer to IDE utility “Help → Application Note → ADJUST_OTP_IHRCR”. Please notice that only 1-1 OTP Writer can support the function of calibrating IHRC into non-standard frequency (≠16MHz), it can NOT be done in silicon factory.

5-7-3. Crystal Oscillator

If crystal oscillator is used, a crystal or resonator is required between X1 and X2. Fig. 7 shows the hardware connection for using crystal oscillator; EOSC is the clock from crystal oscillator and its operating frequency can be ranged from 32 KHz to 16MHz, depending on the crystal placed on. Besides crystal, external capacitors C1 and C2 should be added, its values should depend on the specification of selected crystal or resonator; the bit [7-5] in **eoscr** register (0x0b) should be set to have good sinusoidal waveform for different frequency.

The pull high resistors for PA6 and PA7 must be disabled via bit [7-6] of **paph** register when crystal oscillator is used. The crystal oscillator is NOT used for the clock source of Timer2 because of possible clock glitch; however, it CAN be used for the clock source of Timer16.




Fig. 7 Connection of crystal oscillator

To optimize power consumption and start-up time of crystal oscillator, the bit 6 of **misc** register provides option to increase driving capability for the crystal oscillator. In the beginning of crystal start-up, the bit 6 of **misc** register can be enabled to provide higher driving capability to speed up the oscillation; After the oscillation is stable, this bit can be disabled for the purpose of power saving.

When using the crystal oscillator, user should make sure the oscillator is already stable before switching to it. After power-up or enabling, the stable time of oscillator is different for different frequency. The example program for using the crystal oscillator is shown as below:

```
void FPPA0 (void)
{
    .ADJUST_OTP_IHRCR  DISABLE    // No adjust IHRCR, WatchDog Enable
    ...
    $  MISC    EC_High_Drive;      // Enable high drive for crystal osc.
    PAC    =   0B_00_XXXXXX;      // PA6, PA7 input mode
    PAPH    =   0B_00_XXXXXX;      // Disable PA6, PA7 pull high resistor
    PADIDR   =   0B_11_XXXXXX;      // Set PA6, PA7 as analog input
    $  EOSCR   Enable, 4Mhz;        // EOSCR = 0b110_00000;
    $  T16M    EOSC, /1, BIT13;     // When bit13 of Timer16: 0 -> 1
                                     // Intrq.T16 =>1 to make sure crystal EOSC is stable

    WORD    count    =   0;
    stt16    count;
    Intrq.T16 =   0;
    wait1    Intrq.T16;              // count fm 0x0000 to 0x2000, set INTRQ.T16
    clkmd    =   0xA4;              // switch to EOSC;
    ...
}
```

5-7-4. System Clock and LVD level

The system clock of P234 can come from EOSC, IHRC, ILRC or TM2_CLK (please refer to the hardware diagram of Timer2), the hardware diagram for system clock in the P234 is shown as Fig. 8. TM2_CLK is the clock output after pre-scalar and scalar hardware circuit of Timer2; P234 can provide the wide range system clock via **clkmd** register selection.

After power up, the running system clock will be IHRC/6 if fast boot up is selected and ILRC/1 for normal boot up. User can change the system clock any time by setting **clkmd** register and the new system clock will be changed into the new one immediately after writing the **clkmd** register.




Fig. 8 Options of System Clock

User can choose different operating system clock depends on its requirement; the selected operating system clock should be in conjunction with supply voltage and LVD level to ensure system stable. The LVD level can be selected during compilation, the following operating frequency and LVD level is recommended:

- ◆ system clock = 8MHz with LVD=4.0V
- ◆ system clock = 4MHz with LVD=3.0V
- ◆ system clock = 2MHz with LVD=2.5V
- ◆ system clock = 1MHz with LVD=2.2V

No matter IHRC or external crystal oscillator, user had better choose system clock as half of oscillator clock (divided-by-2) to have system clock with 50% duty cycle. Although P234 can run 16MHz at 5 volt, however, it does not recommend using 16MHz clock as system clock because of the possible variation of high/low duty.

5-7-5. System Clock Switching

After IHRC calibration, user may want to switch system clock to a new frequency or may switch system clock at any time to optimize the system performance and power consumption. Basically, the system clock of P234 can be switched among IHRC, ILRC and EOSC by setting the **clkmd** register at any time; system clock will be the new one after writing to **clkmd** register immediately. Please notice that the original clock module can NOT be turned off at the same time as writing command to **clkmd** register. The examples are shown as below and more information about clock switching, please refer to the “Help -> Application Note -> CLKMD”.

Case 1: Switching system clock from ILRC to IHRC/2

```

...           // system clock is ILRC
CLKMD       = 0x34 ; // switch to IHRC/2 · ILRC CAN NOT be disabled here
CLKMD.2    = 0 ;   // ILRC CAN be disabled at this time
...

```

Case 2: Switching system clock from ILRC to EOSC

```

...           // system clock is ILRC
CLKMD       = 0xA6 ; // switch to IHRC · ILRC CAN NOT be disabled here
CLKMD.2    = 0 ;   // ILRC CAN be disabled at this time
...

```

Case 3: Switching system clock from IHRC/2 to ILRC

```

...           // system clock is IHRC/2
CLKMD       = 0xF4 ; // switch to ILRC · IHRC CAN NOT be disabled here
CLKMD.4    = 0 ;   // IHRC CAN be disabled at this time
...

```

Case 4: Switching system clock from IHRC/2 to EOSC

```

...           // system clock is IHRC/2
CLKMD       = 0xB0 ; // switch to EOSC · IHRC CAN NOT be disabled here
CLKMD.4    = 0 ;   // IHRC CAN be disabled at this time
...

```

Case 5: Switching system clock from IHRC/2 to IHRC/4

```

...           // system clock is IHRC/2, ILRC is enabled here
CLKMD       = 0x14 ; // switch to IHRC/4
...

```

Case 6: System may hang if it is to switch clock and turn off original oscillator at the same time

```

...           // system clock is ILRC
CLKMD       = 0x30 ; // CAN NOT switch clock from ILRC to IHRC/2 and
                       // turn off ILRC oscillator at the same time

```

5-8. 16-bit Timer (Timer16)

A 16-bit hardware timer (Timer16) is implemented in the P234, the clock sources of Timer16 may come from system clock (CLK), clock of external crystal oscillator (EOSC), internal high RC oscillator (IHRC), internal low RC oscillator (ILRC) and PA0, a multiplex is used to select clock output for the clock source. Before sending clock to the counter16, a pre-scaling logic with divided-by-1, 4, 16, and 64 is used for wide range counting. The 16-bit counter performs up-counting operation only, the counter initial values can be stored from memory by *stt16* instruction and the counting values can be loaded to memory by *ldt16* instruction. A selector is used to select the interrupt condition of Timer16, whenever overflow occurs, the Timer16 interrupt can be triggered. The hardware diagram of Timer16 is shown as Fig. 9. The interrupt source of Timer16 comes from one of bit 8 to 15 of 16-bit counter, and the interrupt type can be rising edge trigger or falling edge trigger which is specified in the bit 5 of *intregs* register (IO address 0x0C).




Fig. 9 Hardware diagram of Timer16

When using the Timer16, the syntax for Timer16 has been defined in the .INC file. There are three parameters to define the Timer16; 1st parameter is used to define the clock source of Timer16, 2nd parameter is used to define the pre-scalar and the last one is to define the interrupt source. The detail description is shown as below:

T16M	IO_RW	0x06	
\$ 7~5:	STOP, SYSCLK, X, PA0_R, IHRC, EOSC, ILRC, PA0_F	// 1st par.	
\$ 4~3:	/1, /4, /16, /64	// 2nd par.	
\$ 2~0:	BIT8, BIT9, BIT10, BIT11, BIT12, BIT13, BIT14, BIT15	// 3^d par.	

User can define the parameters of T16M based on system requirement, some examples are shown below and more examples can refer to “Help -> Application Note -> T16” in IDE utility.

```

$   T16M    SYCLK, /64, BIT15;
      // choose (SYCLK/64) as clock source, every 2^16 clock to set INTRQ.2=1
      // if using .ADJUST_OTP_IHRCR 8MIPS, System Clock = IHRC / 2 = 8 MHz
      // SYCLK/64 = 8 MHz/64 = 125KHz, about every 512 mS to generate INTRQ.2=1

$   T16M    EOSC, /1, BIT13;
      // choose (EOSC/1) as clock source, every 2^14 clocks to generate INTRQ.2=1
      // if EOSC=32768 Hz, 32768 Hz/(2^14) = 2Hz, every 0.5S to generate INTRQ.2=1

$   T16M    PA0_F, /1, BIT8;
      // choose PA0 as clock source, every 2^9 to generate INTRQ.2=1
      // receiving every 512 times PA0 to generate INTRQ.2=1

$   T16M    STOP;
      // stop Timer16 counting

```

If Timer16 is operated at free running, the frequency of interrupt can be described as below:

$$F_{INTRQ_T16M} = F_{\text{clock source}} \div P \div 2^{n+1}$$

Where, F is the frequency of selected clock source to Timer16;

P is the selection of t16m [4:3]; (1, 4, 16, 64)

N is the nth bit selected to request interrupt service, for example: n=10 if bit 10 is selected.

5-9. 8-bit Timer (Timer2) with PWM generation

An 8-bit hardware timer (Timer2) with PWM generation is implemented in the P234, please refer to Fig. 10 shown its hardware diagram, the clock sources of Timer2 may come from system clock, internal high RC oscillator (IHRC), internal low RC oscillator (ILRC), PA0, PA3, PA4 and comparator output, bit [7:4] of register tm2c are used to select the clock of Timer2. Please notice that external crystal oscillator is NOT to be the clock of Timer2 because of possible clock glitch. If IHRC is selected for Timer2 clock source, the clock sent to Timer2 will keep running when using ICE in halt state. The output of Timer2 can be sent to pin PA1, PA2 or PA3, depending on bit [3-2] of tm2c register. A clock pre-scaling module is provided with divided-by-1, 4, 16, and 64 options, controlled by bit [6:5] of tm2s register; one scaling module with divided-by-1~31 is also provided and controlled by bit [4:0] of tm2s register. In conjunction of pre-scaling function and scaling function, the frequency of Timer2 clock (TM2_CLK) can be wide range and flexible. TM2_CLK can be selected as system clock in order to provide special frequency of system clock, please refer to **clkmd** register.

The Timer2 counter performs 8-bit up-counting operation only; the counter values can be set or read back by tm2ct register. The 8-bit counter will be clear to zero automatically when its values reach for upper bound register, the upper bound register is used to define the period of timer or duty of PWM. There are two operating modes for Timer2: period mode and PWM mode; period mode is used to generate periodical output waveform or interrupt event; PWM mode is used to generate PWM output waveform with optional 6-bit or 8-bit PWM resolution, Fig. 11 shows the timing diagram of Timer2 for both period mode and PWM mode.




Fig. 10 Timer2 hardware diagram




Fig. 11 Timing diagram of Timer2 in period mode and PWM mode (tm2c.1=1)

5-9-1. Using the Timer2 to generate periodical waveform

If periodical mode is selected, the duty cycle of output is always 50%; its frequency can be summarized as below:

$$\text{Frequency of Output} = Y \div [2 \times (K+1) \times S1 \times (S2+1)]$$

Where, $Y = \text{tm2c}[7:4]$: frequency of selected clock source

$K = \text{tm2b}[7:0]$: bound register in decimal

$S1 = \text{tm2s}[6:5]$: pre-scalar (1, 4, 16, 64)

$S2 = \text{tm2s}[4:0]$: scalar register in decimal (1 ~ 31)

Example 1:

tm2c = 0b0001_1100, Y=8MHz

tm2b = 0b0111_1111, K=127

tm2s = 0b0_00_00000, S1=1, S2=0

→ frequency of output = $8\text{MHz} \div [2 \times (127+1) \times 1 \times (0+1)] = 31.25\text{KHz}$

Example 2:

tm2c = 0b0001_1100, Y=8MHz

tm2b = 0b0111_1111, K=127

tm2s[7:0] = 0b0_11_11111, S1=64, S2 = 31

→ frequency = $8\text{MHz} \div (2 \times (127+1) \times 64 \times (31+1)) = 15.25\text{Hz}$

Example 3:

tm2c = 0b0001_1100, Y=8MHz

tm2b = 0b0000_1111, K=15

tm2s = 0b0_00_00000, S1=1, S2=0

➔ frequency = $8\text{MHz} \div (2 \times (15+1) \times 1 \times (0+1)) = 250\text{KHz}$

Example 4:

tm2c = 0b0001_1100, Y=8MHz

tm2b = 0b0000_0001, K=1

tm2s = 0b0_00_00000, S1=1, S2=0

➔ frequency = $8\text{MHz} \div (2 \times (1+1) \times 1 \times (0+1)) = 2\text{MHz}$

The sample program for using the Timer2 to generate periodical waveform from PA2 is shown as below:

```
void    FPPA0 (void)
{
    .ADJUST_OTP_IHRCR    8MIPS
    ...
    tm2ct = 0x0;
    tm2b = 0x7f;
    tm2s = 0b0_00_00001;           // 8-bit PWM, pre-scalar = 1, scalar = 2
    tm2c = 0b0001_01_0_0;         // system clock, output=PA2, period mode
    while(1)
    {
        nop;
    }
}
```

5-9-2. Using the Timer2 to generate 8-bit PWM waveform

If 8-bit PWM mode is selected, it should set **tm2c[1]=1** and **tm2s[7]=0**, the frequency and duty cycle of output waveform can be summarized as below:

$$\text{Frequency of Output} = Y \div [256 \times S1 \times (S2+1)]$$

$$\text{Duty of Output} = (K+1) \div 256$$

Where, $Y = \text{tm2c}[7:4]$: frequency of selected clock source

$K = \text{tm2b}[7:0]$: bound register in decimal

$S1 = \text{tm2s}[6:5]$: pre-scalar (1, 4, 16, 64)

$S2 = \text{tm2s}[4:0]$: scalar register in decimal (1 ~ 31)

Example 1:

tm2c = 0b0001_1110, Y=8MHz

tm2b = 0b0111_1111, K=127

tm2s = 0b0_00_00000, S1=1, S2=0

→ frequency of output = $8\text{MHz} \div (256 \times 1 \times (0+1)) = 31.25\text{KHz}$

→ duty of output = $[(127+1) \div 256] \times 100\% = 50\%$

Example 2:

tm2c = 0b0001_1110, Y=8MHz

tm2b = 0b0111_1111, K=127

tm2s = 0b0_11_11111, S1=64, S2=31

→ frequency of output = $8\text{MHz} \div (256 \times 64 \times (31+1)) = 15.25\text{Hz}$

→ duty of output = $[(127+1) \div 256] \times 100\% = 50\%$

Example 3:

tm2c = 0b0001_1110, Y=8MHz

tm2b = 0b1111_1111, K=255

tm2s = 0b0_00_00000, S1=1, S2=0

→ frequency of output = $8\text{MHz} \div (256 \times 1 \times (0+1)) = 31.25\text{KHz}$

→ duty of output = $[(255+1) \div 256] \times 100\% = 100\%$

Example 4:

tm2c = 0b0001_1110, Y=8MHz

tm2b = 0b0000_1001, K = 9

tm2s = 0b0_00_00000, S1=1, S2=0

→ frequency of output = $8\text{MHz} \div (256 \times 1 \times (0+1)) = 31.25\text{KHz}$

→ duty of output = $[(9+1) \div 256] \times 100\% = 3.9\%$

The sample program for using the Timer2 to generate PWM waveform from PA2 is shown as below:

```
void    FPPA0 (void)
{
    .ADJUST_OTP_IHRCR    8MIPS
    wdreset;
    tm2ct = 0x0;
    tm2b = 0x7f;
    tm2s = 0b0_00_00001;           //    8-bit PWM, pre-scalar = 1, scalar = 2
    tm2c = 0b0001_01_1_0;         //    system clock, output=PA2, PWM mode
    while(1)
    {
        nop;
    }
}
```

5-9-3. Using the Timer2 to generate 6-bit PWM waveform

If 6-bit PWM mode is selected, it should set **tm2c**[1]=1 and **tm2s**[7]=1, the frequency and duty cycle of output waveform can be summarized as below:

$$\text{Frequency of Output} = Y \div [64 \times S1 \times (S2+1)]$$

$$\text{Duty of Output} = [(K + 1) \div 64] \times 100\%$$

Where, **tm2c**[7:4] = Y : frequency of selected clock source

tm2b[7:0] = K : bound register in decimal

tm2s[6:5] = S1 : pre-scalar (1, 4, 16, 64)

tm2s[4:0] = S2 : scalar register in decimal (1 ~ 31)

Example 1:

tm2c = 0b0001_1110, Y=8MHz

tm2b = 0b0001_1111, K=31

tm2s = 0b1_00_00000, S1=1, S2=0

➔ frequency of output = 8MHz ÷ (64 × 1 × (0+1)) = 125KHz

➔ duty = [(31+1) ÷ 64] × 100% = 50%

Example 2:

tm2c = 0b0001_1110, Y=8MHz

tm2b = 0b0001_1111, K=31

tm2s = 0b1_11_11111, S1=64, S2=31

➔ frequency of output = 8MHz ÷ (64 × 64 × (31+1)) = 61.03 Hz

➔ duty of output = [(31+1) ÷ 64] × 100% = 50%

Example 3:

tm2c = 0b0001_1110, Y=8MHz

tm2b = 0b0011_1111, K=63

tm2s = 0b1_00_00000, S1=1, S2=0

→ frequency of output = $8\text{MHz} \div (64 \times 1 \times (0+1)) = 125\text{KHz}$

→ duty of output = $[(63+1) \div 64] \times 100\% = 100\%$

Example 4:

tm2c = 0b0001_1110, Y=8MHz

tm2b = 0b0000_0000, K=0


tm2s = 0b1_00_00000, S1=1, S2=0

→ frequency = $8\text{MHz} \div (64 \times 1 \times (0+1)) = 125\text{KHz}$

→ duty = $[(0+1) \div 64] \times 100\% = 1.5\%$

5-10. WatchDog Timer

The watchdog timer (WDT) is an 11-bit counter with clock coming from ILRC, The frequency of ILRC is around 32 KHz and the timeout period of watchdog timer is 512 ILRC clock cycle, therefore, the timeout period of WDT is around 16ms at 5V and 32ms at 3.3V. However, the frequency of ILRC may drift a lot due to the variation of manufacture, supply voltage and temperature; user should reserve guard band for save operation. WDT can be cleared by power-on-reset or by command *wdreset* at any time. When WDT is timeout, P234 will be reset to restart the program execution. The relative timing diagram of watchdog timer is shown as Fig. 12.



5-11. Interrupt

There are six interrupt lines for P234: two external interrupt lines (PA0, PB0, the edge type is specified by *integsr* register), Timer16 interrupt, Timer2 interrupt, ADC interrupt and comparator interrupt, every interrupt request line has its own corresponding interrupt control bit to enable or disable it, the hardware diagram of interrupt function is shown as Fig. 13. All the interrupt request flags are set by hardware and cleared by software. All the interrupt request lines are also controlled by *engint* command (enable global interrupt) to enable interrupt operation and *disgint* command (disable global interrupt) to disable it.

Whenever P234 detects the interrupt request and jumps to the interrupt address, global interrupt will be disabled automatically without user's command and global interrupt will be enabled automatically again whenever *reti* instruction is executed. By adjusting the memory location of stack point, the depth of stack pointer for every FPP unit could be fully specified by user to achieve maximum flexibility of system. Interrupt is for FPP0 only; the entry address of interrupt service routine is 0x010.




Fig. 13 Hardware diagram of interrupt controller

User must reserve enough stack memory for interrupt, two bytes stack memory for one level interrupt and four bytes for two levels interrupt. For interrupt operation, the following sample program shows how to handle the interrupt.

```
void    FPPA0    (void)
{
    ...
    $    INTEN    PA0;           // INTEN =1; interrupt request when PA0 level changed
    INTRQ    =    0;           // clear INTRQ
    ENGINT                    // global interrupt enable
    ...
    DISGINT                    // global interrupt disable
    ...
}
```

```

void    Interrupt    (void) //    interrupt service routine
{
    PUSHAF                //    store ALU and FLAG register
    If    (INTRQ.0)
    {
        //    Here for PA0 interrupt service routine
        INTRQ.0 =    0;
        ...
    }
    ...
    POPAF                //    restore ALU and FLAG register
}

```

If user wants to accept other interrupt event during executing the interrupt service routine, using the **engint** to enable it again. Although it allows nesting interrupt by using **engint**, please take care of stack needed, and please notice that Mini-C can not calculate the required stack for nesting interrupt. Example for nesting interrupt is shown as below:

```

void    Interrupt    (void)
{
    PUSHAF ;
    ...
    ENGINT ;
    ...
    //    allow other interrupt event
    ...
    POPAF ;
}

```

5-12. Power-Down

Power-Down mode is the state of deeply power-saving with turning off all the oscillator modules. By using the “*stopsys*” instruction, this chip will be put on Power-Down mode directly. The internal low frequency RC oscillator must be enabled before entering the Power-Down mode, means that bit 2 of register *clkmd* (0x03) must be set to high before issuing “*stopsys*” command in order to resume the system when wakeup. The following shows the internal status of P234 in detail when “*stopsys*” command is issued:

- All the oscillator modules are turned off
- Enable internal low RC oscillator (set bit 2 of register *clkmd*)
- OTP memory is turned off
- The contents of SRAM and registers remain unchanged
- Wake-up sources: ONLY IO toggle.

All the input pins can be used to wake-up the system whenever toggling its state during power-down. The wake-up function of IO pin can be also disabled if the corresponding bit in registers ***padidr***, ***pbdidr*** and ***pcdidr*** is set to high. To minimize power consumption, all the I/O pins should be carefully manipulated before entering power-down mode. The reference sample program for power down is shown as below:

```

CMKMD  =  0xF4;    //  Change clock from IHRC to ILRC
CLKMD.4 =  0;      //  disable IHRC
// PADIDR =  xxxx;    //  if the I/O pin will not be used to wakeup system,
// PBDIDR =  xxxx;    //  please set the corresponding pins to analog pins.
// PCDIDR =  xxxx;    //

...
while (1)
{
    STOPSYS;          //  enter power-down
    if ( . . . ) break; //  if wakeup and check OK, then return to high speed,
                        //  else stay in power-down mode again.
}
CLKMD  =  0x34;    //  Change clock from ILRC to IHRC/2

```

5-13. IO Pins

Most of IO pins in P234 can have digital input/output function as well as analog input. For the digital function, all the bi-directional input/output lines in the P234 can be configured as different function independently by data registers (*pa*, *pb*, *pc*), control registers (*pac*, *pbc*, *pcc*) and pull-high registers (*paph*, *pbph*, *pcph*), open-drain register (*paod*) is for port A only. All these pins have Schmitt-trigger input buffer and output driver with CMOS level. When it is set to output low or open-drain low states, the pull-up resistor is turned off automatically. If user wants to read the pin state, please notice that it should be set to input mode before reading the data port; if user reads the data port when it is set to output or open-drain mode, the reading data comes from data register, NOT from IO pad. All the IO pins can be used to wakeup system when P234 was put in power-down mode. The hardware diagram of IO buffer is shown as Fig. 14, the logic in red color is for port A only.




Fig. 14 Hardware diagram of IO buffer

Using the PA0 as the example, the truth table of IO buffer is also shown in the Table 5.

<i>pa.0</i>	<i>pac.0</i>	<i>paph.0</i>	<i>paod.0</i>	Description
X	0	0	X	Input without pull-up resistor
X	0	1	X	Input with pull-up resistor
0	1	X	0	Output low without pull-up resistor
1	1	0	0	Output high without pull-up resistor
1	1	1	0	Output high with pull-up resistor
0	1	X	1	Open drain output low without pull-up resistor
1	1	0	1	Open drain output tri-state without pull-up resistor
1	1	1	1	Open drain output tri-state with pull-up resistor

Table 5 Truth table of PA0

5-14. Reset

There are many conditions to reset the P234, including:

- (1) Power-On Reset (POR)
- (2) PRST# pin active in normal operation
- (3) WDT timeout in normal operation
- (4) VDD glitch is detected by LVD

POR (Power-On-Reset) is active to put P234 in initial state when power-up, watchdog timeout is the abnormal case of software execution, and LVD is used to detect VDD glitch for the abnormal case of power supply. Once reset is asserted, most of all the registers in P234 will be set to default values, only GDIO (IO address 0x07) keeps the same value after watch dog time out; System should be restarted once abnormal cases happen, or by jumping program counter to address 'h0. The data memory is in uncertain state when reset comes from power-up and LVD; however, the content will be kept when reset comes from PRST# pin or WDT timeout.

5-15. Comparator

5-15-1. Comparator Hardware Diagram

One comparator is built inside the P234; Fig. 15 shows its hardware diagram. It can compare signals between two pins or with either internal reference voltage $V_{\text{internal R}}$ or internal band-gap reference voltage. The two signals to be compared, one will be the plus input of comparator and the other one is the minus input of comparator. For the minus input of comparator, it can be PC0/CIN3-, PC5/CIN+, Internal band-gap 1.20 volt, PA3/CIN1-, PA4/CIN2- or $V_{\text{internal R}}$ selected by bit [3:1] of gpcc register, and for the plus input of comparator, it can be PC5/CIN+ or $V_{\text{internal R}}$ selected by bit 0 of gpcc register. The comparator result can be enabled to output to PB0 directly, or sampled by rising edge of Time2 clock (TM2_CLK) which comes from Timer2 module. The output can be optional inversed the polarity by bit 4 of **gpcc** register, the comparator output can be used to request interrupt service or read out by gpcc register.

The comparator is disabled after power-on reset and can be enabled by setting gpcc.7=1, the comparator module can be put into power-down mode only when issuing stopsys command which will put P234 into power-down mode.




Fig. 15 Hardware diagram of comparator

5-15-2. Analog Inputs

A simplified circuit for the analog inputs is shown in the Fig. 15-1. All the analog input pins for comparator are shared function with a digital input which had reverse biased ESD protection diodes to VDD and GND, therefore, the analog input signal must be between VDD and GND.




Fig. 15-1 Analog Input Model of Comparator

5-15-3. Internal reference voltage ($V_{internal R}$)

The internal reference voltage $V_{internal R}$ is built by series resistance to provide different level of reference voltage, bit 4 and bit 5 of **gpcs** register are used to select the maximum and minimum values of $V_{internal R}$ and bit [3:0] of **gpcs** register are used to select one of the voltage level which is divided-by-16 from the defined maximum level to minimum level. Fig. 16 to Fig. 19 shows four conditions to have different reference voltage $V_{internal R}$. By setting the **gpcs** register, the internal reference voltage $V_{internal R}$ can be ranged from $(1/32)*VDD$ to $(3/4)*VDD$.




Fig. 16 V_{internal R} hardware connection if gpcs.5=0 and gpcs.4=0




Fig. 17 V_{internal R} hardware connection if gpcs.5=0 and gpcs.4=1




Fig. 18 $V_{\text{internal } R}$ hardware connection if gpcs.5=1 and gpcs.4=0




Fig. 19 $V_{\text{internal } R}$ hardware connection if gpcs.5=1 and gpcs.4=1

5-15-4. Comparator Interrupt Operation

Interrupt request flag *intrq.4* will be set to request interrupt service whenever the rising edge of comparator output *gpcc.6* is detected, this interrupt request flag will be latched until cleared by software via *intrq* register. The interrupt service routine handling is similar to other interrupt request lines. The relative hardware timing diagram is shown as Fig. 19-1.




Fig. 19-1 Hardware Diagram of Comparator Interrupt Operation

5-15-5. Synchronizing Comparator Output to Timer2

The comparator output can be synchronized with Timer2 by setting *gpcc.5*=1. When enabled, the comparator output is sampled by the rising edge of Timer2 clock source (*TM2_CLK*). If the pre-scalar function is used with Timer2, the comparator output is sampled after the pre-scaling and scaling functions, Please refer to Fig. 10 Timer2 hardware diagram and Fig. 15 Comparator hardware diagram, *TM2_CLK* is the clock source after pre-scaling and scaling functions, and will be sent to Timer2 counter for counting and comparator for sampling clock.

5-15-6. Comparator Response Time

The comparator output is undetermined for a period of time after changing an input source or a new reference voltage; this period is referred as the response time. Please refer to Fig. 4-31 and Fig. 4-32 the measurement of comparator responsive time. Typically, the measurement will be based on the compared voltage level near $(V_{DD} - 1.5)/2$. If the compared voltage level is not within the range, the responsive time may be longer.

5-15-7. Using the comparator

Case 1:

Choosing PC0/CIN3- as minus input and $V_{internal\ R}$ with $(18/32)*V_{DD}$ voltage level as plus input, the comparator result will be output to PB0, the comparator result will be output to PB0. $V_{internal\ R}$ is configured as Fig. 16 and $gpcs[3:0] = 4b'1001$ ($n=9$) to have $V_{internal\ R} = (1/4)*V_{DD} + [(9+1)/32]*V_{DD} = (18/32)*V_{DD}$.

```

gpcs      = 0b1_0_00_1001;      // output to PB0,  $V_{internal\ R} = V_{DD}*(18/32)$ 
gpcc      = 0b1_0_0_0_000_0;    // enable comp, - input: PC0/CIN3-, + input:  $V_{internal\ R}$ 
pcdidr    = 0b000000_0_1;      // disable PC0/CIN3- digital input to prevent leakage current

```

Case 2:

Choosing $V_{internal\ R}$ as minus input with $(14/32)*V_{DD}$ voltage level and PC5/CIN+ as plus input, the comparator result will be inversed and then output to PB0. $V_{internal\ R}$ is configured as Fig. 19 and $gpcs[3:0] = 4b'1101$ ($n=13$) to have $V_{internal\ R} = [(13+1)/32]*V_{DD} = (14/32)*V_{DD}$.

```

gpcs      = 0b1_1_1_1_1101;      //  $V_{internal\ R} = V_{DD}*(14/32)$ 
gpcc      = 0b1_0_0_1_011_1;    // Inverse output, - input:  $V_{internal\ R}$ , + input: PC5/CIN+
pcdidr    = 0b000000_1_0;      // disable PC5/CIN+ digital input to prevent leakage current

```

5-15-8. Using the comparator and band-gap 1.20V

The internal band-gap module can provide 1.20 volt, it can measure the external supply voltage level. The band-gap 1.20 volt is selected as minus input of comparator and $V_{\text{internal R}}$ is selected as plus input, the supply voltage of $V_{\text{internal R}}$ is VDD, the VDD voltage level can be detected by adjusting the voltage level of $V_{\text{internal R}}$ to compare with band-gap. If N (gpcs[3:0] in decimal) is the number to let $V_{\text{internal R}}$ closest to band-gap 1.20 volt, the supply voltage VDD can be calculated by using the following equations:

For using Case 1: $VDD = [32 / (N+9)] * 1.20 \text{ volt} ;$

For using Case 2: $VDD = [24 / (N+1)] * 1.20 \text{ volt} ;$

For using Case 3: $VDD = [40 / (N+9)] * 1.20 \text{ volt} ;$

For using Case 4: $VDD = [32 / (N+1)] * 1.20 \text{ volt} ;$

More information and sample code, please refer to IDE utility.

5-16. LCD Bias Voltage Generator

This function can be enabled by bit 4 of *misc* register. Those pins which are defined to output VDD/2 voltage are PA3、PA2、PA1、PA0 during input mode, being used as COM function for LCD application. If user wants to output VDD、VDD/2、GND three levels voltage, the corresponding pins must be set to output-high for VDD, enabling VDD/2 bias voltage with input mode for VDD/2, and output-low for GND correspondingly, Fig. 20 shows how to use this function.




Fig. 20 Using VDD/2 bias voltage generator

5-17. Analog-to-Digital Conversion (ADC) module




Fig. 21 ADC Block Diagram

There are six registers when using the ADC module, which are:

- ◆ ADC Control Register (**adcc**)
- ◆ ADC Mode Register (**adcm**)
- ◆ ADC Result High/Low Register (**adcrh**, **adcl**)
- ◆ Port A/B Digital Input Disable Register (**padidr**, **pbdidr**)

The following steps are recommended to do the AD conversion procedure:

1. Configure the ADC module:
 - ◆ Configure the voltage reference high by **adcc** register
 - ◆ Select the ADC input channel by **adcc** register
 - ◆ Select the bit resolution of ADC by **adcm** register
 - ◆ Configure the AD conversion clock by **adcm** register
 - ◆ Configure the pin as analog input by **padidr**, **pbdidr** register
 - ◆ Enable the ADC module by **adcc** register

2. Configure interrupt for ADC: (if desired)
 - ◆ Clear the ADC interrupt request flag in bit 3 of *intrq* register
 - ◆ Enable the ADC interrupt request in bit 3 of *inten* register
 - ◆ Enable global interrupt by issuing *engint* command
3. Start AD conversion:
 - ◆ Set ADC process control bit in the *adcc* register to start the conversion (set1 *adcc.6*).
4. Wait for the completion flag of AD conversion, by either:
 - ◆ Waiting for the completion flag by using command “wait1 *adcc.6*”; or
 - ◆ Waiting for the ADC interrupt.
5. Read the ADC result registers:
 - ◆ Read *adcrh* and *adcrl* the result registers
6. For next conversion, goto step 1 or step 2 as required.

5-17-1. The input requirement for AD conversion

For the AD conversion to meet its specified accuracy, the charge holding capacitor (C_{HOLD}) must be allowed to fully charge to the voltage reference high level and discharge to the voltage reference low level. The analog input model is shown as Fig. 22, the signal driving source impedance (R_s) and the internal sampling switch impedance (R_{ss}) will affect the required time to charge the capacitor C_{HOLD} directly. The internal sampling switch impedance may vary with ADC supply voltage; the signal driving source impedance will affect the offset voltage at the analog input due to pin leakage current. The recommended maximum impedance for analog driving source is 10K Ω .




Fig. 22 Analog Input Model

Before starting the AD conversion, the minimum signal acquisition time should be met for the selected analog input signal. The signal acquisition time (T_{ACQ}) of ADC in P234 series is fixed to one clock period of ADCLK, the selection of ADCLK must be met the minimum signal acquisition time.

5-17-2. Select the ADC bit resolution

The ADC bit resolution is also selectable from 8-bit to 12-bit, depending on the requirement of customers' application. Higher resolution can detect small signal variation; however, it will take more time to convert the analog signal to digital signal. The selection can be done via **adcm** register. The ADC bit resolution should be configured before starting the AD conversion.

5-17-3. ADC clock selection

The clock of ADC module (ADCLK) can be selected by **adcm** register; there are 8 possible options for ADCLK from sysclk/1 to sysclk/128. Due to the signal acquisition time T_{ACQ} is one clock period of ADCLK, the ADCLK must meet that requirement. The recommended ADC clock is to operate at 2us.

5-17-4. AD conversion

The process of AD conversion starts from setting START/DONE bit (bit 6 of **adcc**) to high, the START/DONE flag for read will be cleared automatically, then converting analog signal bit by bit and finally setting START/DONE high to indicate the completion of AD conversion. If ADCLK is selected, T_{ADCLK} is the period of ADCLK and the AD conversion time can be calculated as follows:

- ◆ 8-bit resolution: AD conversion time = 13 T_{ADCLK}
- ◆ 9-bit resolution: AD conversion time = 14 T_{ADCLK}
- ◆ 10-bit resolution: AD conversion time = 15 T_{ADCLK}
- ◆ 11-bit resolution: AD conversion time = 16 T_{ADCLK}
- ◆ 12-bit resolution: AD conversion time = 17 T_{ADCLK}

5-17-5. Configure the analog pins

The 11 analog input signals for ADC shared with Port A[3], Port A[4], and Port B[7:0]. To avoid leakage current at the digital circuit, those pins defined for analog input should disable the digital input function (set the corresponding bit of **padidr** or **pbdidr** register to be 1).

The measurement signals of ADC belong to small signal; it should avoid the measured signal to be interfered during the measurement period, the selected pin should (1) be set to input mode (2) turn off weak pull-high resistor (3) set the corresponding pin to analog input by port A/B digital input disable register (**padidr** / **pbdidr**).

5-17-6. Using the ADC

The following example shows how to use ADC with PB0~PB3.

First, defining the selected pins:

```
PBC    = 0B_XXXX_0000;      // PB0 ~ PB3 as Input
PBPH  = 0B_XXXX_0000;      // PB0 ~ PB3 without pull-high
PBDIDR = 0B_XXXX_1111;      // PB0 ~ PB3digital input is disabled
```

Next, setting **ADCC** register, example as below:

```
$ ADCC  Enable, PB3;        // set PB3 as ADC input
$ ADCC  Enable, PB2, VRefH;  // set PB2 as ADC input, PB1 as VRefH
$ ADCC  Enable, PB0;        // set PB0 as ADC input
```

Next, setting **ADCM** register, example as below:

```
$ ADCM  12BIT, /32;          // recommend /32 @System Clock=16MHz
$ ADCM  12BIT, /16;         // recommend /16 @System Clock=8MHz
$ ADCM  12BIT, /8;          // recommend /8 @System Clock=4MHz
$ ADCM  8BIT, /8;
```

Then, start the ADC conversion:

```
AD_START = 1;                // start ADC conversion
WAIT1    AD_DONE ;           // wait ADC conversion result
```

Finally, it can read ADC result when AD_DONE is high:

```
WORD      Data;              // two bytes result: ADCRH and ADCRL
Data      = (ADCRH << 8) | ADCRL;
```

The ADC can be disabled by using the following method:

```
$ ADCC  Disable;
```

or

```
ADCC    = 0;
```

5-18. Software Utility (Code Generate)

For FPPA™ architecture, it is easy to partition the program codes module by module based on different functions. In IDE utility, user can use “Code Generate” to generate the program codes, this function can be selected from “Execute -> Code Generate” and several functions are provided as below:

- ◆ UART IO (without buffer)
- ◆ UART with buffer
- ◆ SPI IO (without buffer)
- ◆ SPI In with buffer
- ◆ SPI Out with buffer
- ◆ I²C Master / 24Cxx
- ◆ I²C Slave
- ◆ ADC Module
- ◆ Mul Div module (multiplication and division)
- ◆ PWM module
- ◆ PS2 Mouse – Host
- ◆ PS2 Mouse – Slave

6. IO Registers

6-1. Address mapping of IO registers

Name	Address	Function	POR / LVD / PRST# reset	WDT reset
<i>flag</i>	0x00	Arithmetic status flag	vvvv_0000	vvvv_0000
<i>fppen</i>	0x01	FPP unit enable register	vvvv_vv01	vvvv_vv01
<i>sp</i>	0x02	Stack pointer	xxxx_xxxx	uuuu_uuuu
<i>clkmd</i>	0x03	Clock mode register	1111_0110 (normal) 0101_1110(fast)	1111_0110 (normal) 0101_1110(fast)
<i>inten</i>	0x04	Interrupt enable register	v0v0_0000	v0v0_0000
<i>intrq</i>	0x05	Interrupt request register	xxxx_xxxx	xxxx_xxxx
<i>t16m</i>	0x06	Timer16 mode register	0000_0000	0000_0000
<i>gdi0</i>	0x07	General data register for IO	0000_0000	uuuu_uuuu
	0x08 ~ 0x09	Reserved		
<i>eoscr</i>	0x0a	External oscillator setting register (write only)	0000_0000	0000_0000
<i>ihrcr</i>	0x0b	Internal high RC oscillator control register	0000_0000	0000_0000
<i>integr</i>	0x0c	Interrupt edge select register (write only)	0000_0000	0000_0000
<i>padidr</i>	0x0d	Port A digital input disable (write only)	0000_0000	0000_0000
<i>pbdidr</i>	0x0e	Port B digital input disable (write only)	0000_0000	0000_0000
<i>pcdidr</i>	0x0f	Port C digital input disable (write only)	vvvv_vv00	vvvv_vv00
<i>pa</i>	0x10	Port A data register	xxxx_xxxx	uuuu_uuuu
<i>pac</i>	0x11	Port A control register	0000_0000	0000_0000
<i>paph</i>	0x12	Port A pull high register	0000_0000	0000_0000
<i>paod</i>	0x13	Port A open drain register (write only)	0000_0000	0000_0000
<i>pb</i>	0x14	Port B data register	xxxx_xxxx	uuuu_uuuu
<i>pbc</i>	0x15	Port B control register	0000_0000	0000_0000
<i>pbph</i>	0x16	Port B pull high register	0000_0000	0000_0000
<i>pc</i>	0x17	Port C data register	0000_0000	uuuu_uuuu
<i>pcc</i>	0x18	Port C control register	0000_0000	0000_0000
<i>pcph</i>	0x19	Port C pull high register	0000_0000	0000_0000
<i>adcc</i>	0x20	AD control register	0000_0000	0000_0000
<i>adcm</i>	0x21	AD mode register	0000_0000	0000_0000
<i>adcrh</i>	0x22	AD result high register (read only)	xxxx_xxxx	xxxx_xxxx

Name	Address	Function	POR / LVD / PRST# reset	WDT reset
<i>adcr1</i>	0x23	AD result low register (read only)	xxxx_xxxx	xxxx_xxxx
<i>tm2c</i>	0x3c	Timer2 control register	0000_0000	0000_0000
Name	Address	Function	POR / LVD / PRST# reset	WDT reset
<i>tm2ct</i>	0x3d	Timer2 counter register.	0000_0000	0000_0000
<i>tm2s</i>	0x37	Timer2 scalar register (write only)	0000_0000	0000_0000
<i>tm2b</i>	0x09	Timer2 bound register (write only)	0000_0000	0000_0000
<i>gpcc</i>	0x3e	Comparator control register	0x00_0000	0x00_0000
<i>gps</i>	0x22	Comparator selection register (write only)	0000_0000	0000_0000
<i>misc</i>	0x3b	Miscellaneous register (write only)	0000_0000	0000_0000
U: unchanged, v: reserved, x: unknown				

6-2. Registers Functional Description

6-2-1. ACC Status Flag Register (*flag*), IO address = 0x00

Bit	Reset	R/W	Description
7-4	-	-	Reserved. These four bits are “1” when reading.
3	0	R/W	OV (Overflow Flag). This bit is set whenever the sign operation is overflow.
2	0	R/W	AC (Auxiliary Carry Flag). There are two conditions to set this bit, the first one is carry out of low nibble in addition operation and the other one is borrow from the high nibble into low nibble in subtraction operation.
1	0	R/W	C (Carry Flag). There are two conditions to set this bit, the first one is carry out in addition operation, and the other one is borrow in subtraction operation. Carry is also affected by shift with carry instruction.
0	0	R/W	Z (Zero Flag). This bit will be set when the result of arithmetic or logic operation is zero; Otherwise, it is cleared.

6-2-2. FPP unit Enable Register (*fppen*), IO address = 0x01

Bit	Reset	R/W	Description
7-2	-	-	Reserved. Please keep 0 for future compatibility.
1	0	R/W	FPP1 enable. This bit is used to enable FPP1. 0 / 1: disable / enable
0	1	R/W	FPP0 enable. This bit is used to enable FPP0. 0 / 1: disable / enable

6-2-3. Stack Pointer Register (*sp*), IO address = 0x02

Bit	Reset	R/W	Description
7-0	-	R/W	Stack Pointer Register. Read out the current stack pointer, or write to change the stack pointer.

6-2-4. Clock Mode Register (*clkmd*), IO address = 0x03

Bit	Reset	R/W	Description	
7 – 5	111 (normal boot up) or 010 (fast boot up)	R/W	System clock selection:	
			Type 0 (normal boot up), clkmd[3]=0	Type 1 (fast boot up), clkmd[3]=1
			000: internal high RC/4	000: internal high RC/16
			001: internal high RC/2	001: internal high RC/8
			010: internal high RC	010: internal high RC/6 (default)
			011: external OSC/4	011: internal high RC/32
			100: external OSC/2	100: internal high RC/64
			101: external OSC	101: external OSC/8
			110: internal low RC/4	110: Timer2 Clock (TM2_CLK)
			111: internal low RC (default)	111: reserved
Notes:				
1. These three bits are configured automatically after boot procedure, the default values are 3'b111 for normal boot up and 3'b010 for fast boot up.				
2. Timer2 clock (TM2_CLK) is the clock after pre-scaling and scaling module.				
4	1	R/W	Internal High RC Enable. 0 / 1: disable / enable	
3	0 or 1	RW	Clock Type Select. This bit is used to select the clock type in bit [7:5] and configured automatically after boot procedure. 0 / 1: normal boot up / fast boot up.	
2	1	R/W	Internal Low RC Enable. 0 / 1: disable / enable	
1	1	R/W	Watch Dog Enable. 0 / 1: disable / enable	
0	0	R/W	Pin PA5/RESET# function. 0 / 1: PA5 / RESET#.	

6-2-5. Interrupt Enable Register (*inten*), IO address = 0x04

Bit	Reset	R/W	Description
7	-	-	Reserved.
6	0	R/W	Enable interrupt from Timer2. 0 / 1: disable / enable.
5	-	-	Reserved.
4	0	R/W	Enable interrupt from comparator. 0 / 1: disable / enable.
3	0	R/W	Enable interrupt from ADC. 0 / 1: disable / enable.
2	0	R/W	Enable interrupt from Timer16 overflow. 0 / 1: disable / enable.
1	0	R/W	Enable interrupt from PB0. 0 / 1: disable / enable.
0	0	R/W	Enable interrupt from PA0. 0 / 1: disable / enable.

6-2-6. Interrupt Request Register (*intrq*), IO address = 0x05

Bit	Reset	R/W	Description
7	-	-	Reserved.
6	-	R/W	Interrupt Request from Timer2, this bit is set by hardware and cleared by software. 0 / 1: No request / Request
5	-	-	Reserved.
4	-	R/W	Interrupt Request from comparator output, this bit is set by hardware (rising edge) and cleared by software. 0 / 1: No request / Request
3	-	R/W	Interrupt Request from ADC, this bit is set by hardware and cleared by software. 0 / 1: No request / Request
2	-	R/W	Interrupt Request from Timer16, this bit is set by hardware and cleared by software. 0 / 1: No request / Request
1	-	R/W	Interrupt Request from pin PB0, this bit is set by hardware and cleared by software. 0 / 1: No request / Request
0	-	R/W	Interrupt Request from pin PA0, this bit is set by hardware and cleared by software. 0 / 1: No Request / request

6-2-7. Timer16 mode Register (*t16m*), IO address = 0x06

Bit	Reset	R/W	Description
7 - 5	000	R/W	Timer Clock source selection. 000: disable 001: system clock (CLK) 010: reserved 011: PA0 rising edge (PA0) 100: internal high RC oscillator (IHRC) 101: external OSC (EOSC) 110: internal low RC oscillator (ILRC) 111: PA0 falling edge (~PA0)
4 - 3	00	R/W	Timer16 clock pre-divider. 00: /1 01: /4 10: /16 11: /64
2 - 0	000	R/W	Interrupt source selection. Interrupt event happens when selected bit goes high. 0 : bit 8 of Timer16 1 : bit 9 of Timer16 2 : bit 10 of Timer16 3 : bit 11 of Timer16 4 : bit 12 of Timer16 5 : bit 13 of Timer16 6 : bit 14 of Timer16 7 : bit 15 of Timer16

6-2-8. General Data register for IO (*gdio*), IO address = 0x07

Bit	Reset	R/W	Description
7 – 0	00	R/W	General data for IO. This port is the general data buffer in IO space and cleared when POR or LVD, and <u>it will KEEP the old values when reset from watch dog time out</u> . It can perform the IO operation, like <i>wait0</i> <i>gdio.x</i> , <i>wait1</i> <i>gdio.x</i> and <i>tog</i> <i>gdio.x</i> to replace of operations which instructions are supported in memory space (ex: <i>wait1</i> mem; <i>wait0</i> mem; <i>tog</i> mem).

6-2-9. External Oscillator setting Register (*eoscr*), IO address = 0x0a

Bit	Reset	R/W	Description
7	0	WO	Enable external crystal oscillator. 0 / 1 : Disable / Enable
6 – 5	00	WO	External oscillator selection. 00 : reserved 01 : 32KHz crystal oscillator 10 : 4MHz crystal oscillator 11 : 16MHz crystal oscillator
4 – 1	-	-	Reserved. Please keep 0 for future compatibility.
0	0	WO	Power down IHRC and LVD. 0 / 1 : Normal / Power down

6-2-10. Internal High RC oscillator control Register (*ihrcr*), IO address = 0x0b

Bit	Reset	R/W	Description
7 – 0	00	WO	Bit [7:0] for frequency calibration of IHRC. 0x00 for lowest frequency and 0xff for highest frequency.

6-2-11. Interrupt Edge Select Register (*integs*), IO address = 0x0c

Bit	Reset	R/W	Description
7 – 5	-	-	Reserved.
4	0	WO	Timer16 edge selection. 0 : rising edge of the selected bit to trigger interrupt 1 : falling edge of the selected bit to trigger interrupt
3 – 2	00	WO	PB0 edge selection. 00 : both rising edge and falling edge of the selected bit to trigger interrupt 01 : rising edge of the selected bit to trigger interrupt 10 : falling edge of the selected bit to trigger interrupt 11 : reserved.
1 – 0	00	WO	PA0 edge selection. 00 : both rising edge and falling edge of the selected bit to trigger interrupt 01 : rising edge of the selected bit to trigger interrupt 10 : falling edge of the selected bit to trigger interrupt 11 : reserved.

6-2-12. Port A Digital Input Disable Register (*padidr*), IO address = 0x0d

Bit	Reset	R/W	Description
7	0	WO	Disable PA7 digital input and wake up event. 0 / 1 : enable / disable. This bit should be set to high to prevent leakage current when external crystal oscillator is used. If this bit is set to high, PA7 can NOT be used to wake up the system during power-down mode.
6	0	WO	Disable PA6 digital input and wake up event. 0 / 1 : enable / disable. This bit should be set to high to prevent leakage current when external crystal oscillator is used. If this bit is set to high, PA6 can NOT be used to wake up the system during power-down mode.
5	0	WO	Disable wake up event. 0 / 1 : enable / disable. This bit can be set to high to disable wake up from PA5 toggling during power-down mode.
4	0	WO	Disable PA4 digital input and wake up event. 0 / 1 : enable / disable. This bit should be set to high when PA4 is assigned as AD input to prevent leakage current. If this bit is set to high, PA4 can NOT be used to wake up the system during power-down mode.
3	0	WO	Disable PA3 digital input. 0 / 1 : enable / disable. This bit should be set to "1" when PA3 is assigned as AD input to prevent leakage current. If this bit is set to high, PA3 can NOT be used to wake up the system during power-down mode.
2	0	WO	Disable wake up event. 0 / 1 : enable / disable. This bit can be set to high to disable wake up from PA2 toggling during power-down mode.
1	0	WO	Disable wake up event. 0 / 1 : enable / disable. This bit can be set to high to disable wake up from PA1 toggling during power-down mode.
0	0	WO	Disable wake up event. 0 / 1 : enable / disable. This bit can be set to high to disable wake up from PA0 toggling during power-down mode.

6-2-13. Port B Digital Input Disable Register (*pbdidr*), IO address = 0x0e

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Disable PB7~PB0 digital input to prevent leakage when the pin is assigned for AD input. When disable is selected, the wakeup function from this pin is also disabled. 0 / 1 : enable / disable.

6-2-14. Port C Digital Input Disable Register (*pcdidr*), IO address = 0x0f

Bit	Reset	R/W	Description
7 – 2	-	-	Reserved.
1	0	WO	Disable PC5~PC4 digital input to prevent leakage when the pin is assigned for analog input. Therefore, this bit should be set to 1 when comparator is selected and PC5 acts as input pin. When disable is selected, the wakeup function from these two pins is also disabled. 0 / 1 : enable / disable.
0	0	WO	Disable PC3~PC0 digital input to prevent leakage when the pin is assigned for analog input. Therefore, this bit should be set to 1 when comparator is selected and PC0 acts as input pin. When disable is selected, the wakeup function from this pin is also disabled. 0 / 1 : enable / disable.

6-2-15. Port A Data Register (*pa*), IO address = 0x10

Bit	Reset	R/W	Description
7 – 0	-	R/W	Data register for Port A.

6-2-16. Port A Control Register (*pac*), IO address = 0x11

Bit	Reset	R/W	Description
7 - 0	8'h00	R/W	Port A control registers. This register is used to define input mode or output mode for each corresponding pin of port A. 0 / 1: input / output <u>Please note that PA5 can be INPUT or OUTPUT LOW ONLY, the output state will be tri-state when PA5 is programmed into output mode with data 1.</u>

6-2-17. Port A Pull-High Register (*paph*), IO address = 0x12

Bit	Reset	R/W	Description
7 - 0	8'h00	R/W	Port A pull-high register. This register is used to enable the internal pull-high device on each corresponding pin of port A and this pull high function is active only for input mode. 0 / 1 : disable / enable <u>Please note that PA5 does NOT have pull-up resistor.</u>

6-2-18. Port A Open-Drain Register (*paod*), IO address = 0x13

Bit	Reset	R/W	Description
7 – 0	8'h00	WO	Port A open-drain register. This register is used to set the output buffer to be open-drain output if the corresponding pin is set to be output mode. 0 / 1 : floating / Open-drain output low <u>Notes: The control bit is only active when port is set to output.</u>

6-2-19. Port B Data Register (*pb*), IO address = 0x14

Bit	Reset	R/W	Description
7 – 0	-	R/W	Data register for Port B.

6-2-20. Port B Control Register (*pbc*), IO address = 0x15

Bit	Reset	R/W	Description
7 - 0	8'h00	R/W	Port B control register. This register is used to define input mode or output mode for each corresponding pin of port B. 0 / 1: input / output

6-2-21. Port B Pull-High Register (*pbph*), IO address = 0x16

Bit	Reset	R/W	Description
7 - 0	8'h00	R/W	Port B pull-high register. This register is used to enable the internal pull-high device on each corresponding pin of port B. 0 / 1 : disable / enable

6-2-22. Port C Data Register (*pc*), IO address = 0x17

Bit	Reset	R/W	Description
7 – 6	-	-	Reserved.
5 – 0	-	R/W	Bit [5:0] of data register for Port C.

6-2-23. Port C Control Register (*pcc*), IO address = 0x18

Bit	Reset	R/W	Description
7 – 6	-	-	Reserved.
5 – 0	6'h00	R/W	Bit [5:0] of port C control register. This register is used to define input mode or output mode for each corresponding pin. 0 / 1: input / output

6-2-24. Port C Pull-High Register (*pcph*), IO address = 0x19

Bit	Reset	R/W	Description
7 – 6	-	-	Reserved.
5 – 0	6'h00	R/W	Bit [5:0] of Port C pull-high register. This register is used to enable the internal pull-high device on each corresponding pin. 0 / 1 : disable / enable

6-2-25. ADC Control Register (*adcc*), IO address = 0x20

Bit	Reset	R/W	Description
7	0	R/W	Enable ADC function. 0/1: Disable/Enable.
6	-	R/W	ADC process control bit. Write “1” to start AD conversion, and the flag is cleared automatically when starting the AD conversion ; Read “1” to indicate the completion of AD conversion and “0” is in progressing.
5 – 2	0000	R/W	Channel selector. These four bits are used to select input signal for AD conversion. 0000: PB0/AD0, 0001: PB1/AD1/Vref, 0010: PB2/AD2, 0011: PB3/AD3, 0100: PB4/AD4, 0101: PB5/AD5, 0110: PB6/AD6, 0111: PB7/AD7 1000: PA3/AD8 1001: PA4/AD9 1111: bandgap 1.20 volt reference voltage Others: reserved
1	0	R/W	Vref high selector. This bit is used to select the source as Vref high. 0 / 1 : VDD / PB1
0	-	-	Reserved. (keep 0 for future compatibility)

6-2-26. ADC Mode Register (*adcm*), IO address = 0x21

Bit	Reset	R/W	Description
7 – 5	000	WO	Bit Resolution. 000:8-bit, AD 8-bit result [7:0] = <i>adcrh</i> [7:0]. 001:9-bit, AD 9-bit result [8:0] = { <i>adcrh</i> [7:0], <i>adcl</i> [7] }. 010:10-bit, AD 10-bit result [9:0] = { <i>adcrh</i> [7:0], <i>adcl</i> [7:6] }. 011:11-bit, AD 11-bit result [10:0] = { <i>adcrh</i> [7:0], <i>adcl</i> [7:5] }. 100:12-bit, AD 12-bit result [11:0] = { <i>adcrh</i> [7:0], <i>adcl</i> [7:4] }. others: reserved,
4	-	-	Reserved (keep 0 for future compatibility)
3 – 1	000	WO	ADC clock source selection. 000: sysclk/1, 001: sysclk/2, 010: sysclk/4, 011: sysclk/8, 100: sysclk/16, 101: sysclk/32, 110: sysclk/64, 111: sysclk/128,
0	-	-	Reserved

6-2-27. ADC Result High Register (*adcrh*), IO address = 0x22

Bit	Reset	R/W	Description
7 – 0	-	RO	These eight read-only bits will be the bit [11:4] of AD conversion result. The bit 7 of this register is the MSB of ADC result for any resolution.

6-2-28. ADC Result Low Register (*adcl*), IO address = 0x23

Bit	Reset	R/W	Description
7 – 4	-	RO	These four bits will be the bit [3:0] of AD conversion result.
3 – 0	-	-	Reserved

6-2-29. Miscellaneous Register (*misc*), IO address = 0x3b

Bit	Reset	R/W	Description
7	0	-	Reserved. Should be 0.
6	0	WO	Enable the high driving current of external crystal oscillator. 0 / 1 : enable / disable. When this bit is enabled, the settling time of oscillator can be reduced in order to speed up the boot up time; however, the power consumption becomes higher when enabled. This bit can be disabled after the oscillator is stable in order to reduce power consumption.
5	0	WO	Fast wake up. 0 : disable. It requires 1024 ILRC (internal low RC) clocks to wake up. 1 : enable. It requires only 20 us to wake up normally.

4	0	WO	Enable PA3~PA0 to be VDD/2 if those pins are set to input mode. 0 / 1: disable / enable.
3 – 0	-	-	Reserved. Please keep 0 for future compatibility.

6-2-30. Timer2 Control Register (tm2c), IO address = 0x3c

Bit	Reset	R/W	Description
7 – 4	0000	R/W	Timer2 clock selection. 0000 : disable 0001 : system clock 0010 : internal high RC oscillator (IHRC) 0011 : reserved 0100 : ILRC 0101 : comparator output 011x : reserved 1000 : PA0 (rising edge) 1001 : ~PA0 (falling edge) 1010 : PA3 (rising edge) 1011 : ~PA3 (falling edge) 1100 : PA4 (rising edge) 1101 : ~PA4 (falling edge) Notice: In ICE mode and IHRC is selected for Timer2 clock, <u>the clock sent to Timer2 does NOT be stopped. Timer2 will keep counting when ICE is in halt state.</u>
3 – 2	00	R/W	Timer2 output selection. 00 : disable 01 : PA2 10 : PA3 11 : PA1
1	0	R/W	Timer2 mode selection. 0 / 1 : period mode / PWM mode
0	0	R/W	Enable to inverse the polarity of Timer2 output. 0 / 1: disable / enable.

6-2-31. Timer2 Counter Register (tm2ct), IO address = 0x3d

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Bit [7:0] of Timer2 counter register.

6-2-32. Timer2 Scalar Register (tm2s), IO address = 0x37

Bit	Reset	R/W	Description
7	0	WO	PWM resolution selection. 0 : 8-bit 1 : 6-bit
6 – 5	00	WO	Timer2 clock pre-scalar. 00 : ÷ 1 01 : ÷ 4 10 : ÷ 16 11 : ÷ 64
4 – 0	00000	WO	Timer2 clock scalar.

6-2-33. Timer2 Bound Register (tm2b), IO address = 0x09

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Timer2 bound register.

6-2-34. Comparator Control Register (gpcc), IO address = 0x3e

Bit	Reset	R/W	Description
7	0	R/W	Enable comparator. 0 / 1 : disable / enable When this bit is set to enable, please also set the corresponding analog input pins to be digital disable to prevent IO leakage.
6	-	RO	Comparator result of comparator. 0: plus input < minus input 1: plus input > minus input
5	0	R/W	Select whether the comparator result output will be sampled by TM2_CLK? 0: result output NOT sampled by TM2_CLK 1: result output sampled by TM2_CLK
4	0	R/W	Inverse the polarity of result output of comparator. 0: polarity is NOT inversed. 1: polarity is inversed.
3 – 1	000	R/W	Selection the minus input (-) of comparator. 000 : PC0/CIN3- 001 : PC5/CIN+ 010 : Internal 1.20 volt band-gap reference voltage 011 : V _{internal R} 100 : PA3/CIN1- 101 : PA4/CIN2-
0	0	R/W	Selection the plus input (+) of comparator. 0 : V _{internal R} 1 : PC5/CIN+

6-2-35. Comparator Selection Register (gpscs), IO address = 0x22

Bit	Reset	R/W	Description
7	0	WO	Comparator output enable (to PB0). 0 / 1 : disable / enable
6	-	-	Reserved.
5	0	WO	Selection of high range of comparator.
4	0	WO	Selection of low range of comparator.
3 – 0	0000	WO	Selection the voltage level of comparator. 0000 (lowest) ~ 1111 (highest)

6-3. Code Options

There are some options to be chosen when compiling the program, its descriptions is shown as below:

Boot up time	<p>Two options for boot up time:</p> <ul style="list-style-type: none"> ◆ Fast boot up: It takes about 20us for boot up procedure ◆ Normal boot up: It takes about 32ms for boot up procedure <p>Please notice that fast boot up is only suitable for stable power system environment.</p>
LVD voltage level	<p>Four options for LVD voltage level in order to meet different operating frequency.</p> <ul style="list-style-type: none"> ◆ LVD=4.0V for 8MIPS ◆ LVD=3.0V for 4MIPS ◆ LVD=2.5V for 2MIPS ◆ LVD=2.2V for 1MIPS
Code Security	<p>Two options to protect the program code inside the chip.</p> <p>No protect or 7/8 protect.</p>

7. Instructions

Symbol	Description
ACC	Accumulator
a	Accumulator
sp	Stack pointer
flag	ACC status flag register
I	Immediate data
&	Logical AND
	Logical OR
←	Movement
^	Exclusive logic OR
+	Add
—	Subtraction
~	NOT (logical complement, 1's complement)
⌋	NEG (2's complement)
OV	Overflow (The operational result is out of range in signed 2's complement number system)
Z	Zero (If the result of ALU operation is zero, this bit is set to 1)
C	Carry (The operational result is to have carry out for addition or to borrow carry for subtraction in unsigned number system)
AC	Auxiliary Carry (If there is a carry out from low nibble after the result of ALU operation, this bit is set to 1)
pc0	Program counter for FPP0
pc1	Program counter for FPP1

7-1. Data Transfer Instructions

<i>mov</i> a, I	Move immediate data into ACC. Example: <i>mov a, 0x0f;</i> Result: <i>a ← 0fh;</i> Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV
<i>mov</i> M, a	Move data from ACC into memory Example: <i>mov MEM, a;</i> Result: <i>MEM ← a</i> Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV
<i>mov</i> a, M	Move data from memory into ACC Example: <i>mov a, MEM ;</i> Result: <i>a ← MEM;</i> Flag Z is set when MEM is zero. Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV

<i>mov</i> a, IO	<p>Move data from IO into ACC</p> <p>Example: <i>mov</i> a, pa ;</p> <p>Result: a ← pa; Flag Z is set when pa is zero.</p> <p>Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>mov</i> IO, a	<p>Move data from ACC into IO</p> <p>Example: <i>mov</i> pb, a;</p> <p>Result: pb ← a</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>nmov</i> M, a	<p>Take the negative logic (2's complement) of ACC to put on memory</p> <p>Example: <i>mov</i> MEM, a;</p> <p>Result: MEM ← \overline{a}</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr/> <pre> mov a, 0xf5 ; // ACC is 0xf5 nmov ram9, a; // ram9 is 0x0b, ACC is 0xf5 </pre> <hr/>
<i>nmov</i> a, M	<p>Take the negative logic (2's complement) of memory to put on ACC</p> <p>Example: <i>mov</i> a, MEM ;</p> <p>Result: a ← $\overline{\text{MEM}}$; Flag Z is set when $\overline{\text{MEM}}$ is zero.</p> <p>Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr/> <pre> mov a, 0xf5 ; mov ram9, a ; // ram9 is 0xf5 nmov a, ram9 ; // ram9 is 0xf5, ACC is 0x0b </pre> <hr/>
<i>ldtabh</i> index	<p>Load high byte data in OTP program memory to ACC by using index as OTP address. It needs 2T to execute this instruction.</p> <p>Example: <i>ldtabh</i> index;</p> <p>Result: a ← {bit 15~8 of OTP [index]};</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr/> <pre> word ROMptr ; // declare a pointer of ROM in RAM ... mov a, 1a@TableA ; // assign pointer to ROM TableA (LSB) mov 1b@ROMptr, a ; // save pointer to RAM (LSB) mov a, ha@TableA ; // assign pointer to ROM TableA (MSB) mov hb@ROMptr, a ; // save pointer to RAM (MSB) ... ldtabh ROMptr ; // load TableA MSB to ACC (ACC=0x02) ... TableA : dc 0x0234, 0x0042, 0x0024, 0x0018 ; </pre> <hr/>

<i>ldtbl</i> index	<p>Load low byte data in OTP to ACC by using index as OTP address. It needs 2T to execute this instruction.</p> <p>Example: <i>ldtbl index</i>;</p> <p>Result: $a \leftarrow \{\text{bit7} \sim 0 \text{ of OTP } [\text{index}]\}$;</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr/> <pre> word ROMptr ; // declare a pointer of ROM in RAM ... mov a, la@TableA ; // assign pointer to ROM TableA (LSB) mov lb@ROMptr, a ; // save pointer to RAM (LSB) mov a, ha@TableA ; // assign pointer to ROM TableA (MSB) mov hb@ROMptr, a ; // save pointer to RAM (MSB) ... ldtbl ROMptr ; // load TableA LSB to ACC (ACC=0x34) ... TableA : dc 0x0234, 0x0042, 0x0024, 0x0018 ; </pre> <hr/>
<i>ldt16</i> word	<p>Move 16-bit counting values in Timer16 to memory in word.</p> <p>Example: <i>ldt16 word</i>;</p> <p>Result: word ← 16-bit timer</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr/> <pre> word T16val ; // declare a RAM word ... clear lb@ T16val ; // clear T16val (LSB) clear hb@ T16val ; // clear T16val (MSB) stt16 T16val ; // initial T16 with 0 ... set1 t16m.5 ; // enable Timer16 ... set0 t16m.5 ; // disable Timer16 ldt16 T16val ; // save the T16 counting value to T16val ... </pre> <hr/>
<i>stt16</i> word	<p>Store 16-bit data from memory in word to Timer16.</p> <p>Example: <i>stt16 word</i>;</p> <p>Result: 16-bit timer ← word</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr/> <pre> word T16val ; // declare a RAM word ... mov a, 0x34 ; mov lb@ T16val , a ; // move 0x34 to T16val (LSB) mov a, 0x12 ; </pre> <hr/>

	<pre> mov hb@ T16val , a ; // move 0x12 to T16val (MSB) stt16 T16val ; // initial T16 with 0x1234 ... </pre>
<i>idxm</i> a, index	<p>Move data from specified memory to ACC by indirect method. It needs 2T to execute this instruction.</p> <p>Example: <i>idxm a, index;</i></p> <p>Result: $a \leftarrow [\text{index}]$, where index is declared by word.</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <pre> word RAMIndex ; // declare a RAM pointer ... mov a, 0x5B ; // assign pointer to an address (LSB) mov lb@RAMIndex, a ; // save pointer to RAM (LSB) mov a, 0x00 ; // assign 0x00 to an addr. (MSB), be 0 mov hb@RAMIndex, a ; // save pointer to RAM (MSB) ... idxm a, RAMIndex ; // move data in address 0x5B to ACC </pre>
<i>ldxm</i> index, a	<p>Move data from ACC to specified memory by indirect method. It needs 2T to execute this instruction.</p> <p>Example: <i>ldxm index, a;</i></p> <p>Result: $[\text{index}] \leftarrow a$; where index is declared by word.</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <pre> word RAMIndex ; // declare a RAM pointer ... mov a, 0x5B ; // assign pointer to an address (LSB) mov lb@RAMIndex, a ; // save pointer to RAM (LSB) mov a, 0x00 ; // assign 0x00 to an addr. (MSB), be 0 mov hb@RAMIndex, a ; // save pointer to RAM (MSB) ... mov a, 0xA5 ; ldxm RAMIndex, a ; // mov 0xA5 to memory in address 0x5B </pre>
<i>xch</i> M	<p>Exchange data between ACC and memory</p> <p>Example: <i>xch MEM;</i></p> <p>Result: $\text{MEM} \leftarrow a, a \leftarrow \text{MEM}$</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>pushaf</i>	<p>Move the ACC and flag register to memory that address specified in the stack pointer.</p> <p>Example: <i>pushaf;</i></p> <p>Result: $[\text{sp}] \leftarrow \{\text{flag}, \text{ACC}\};$ $\text{sp} \leftarrow \text{sp} + 2;$</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p>

	<pre> .romadr 0x10 ; // ISR entry address pushaf ; // put ACC and flag into stack memory ... // ISR program ... // ISR program popaf ; // restore ACC and flag from stack memory reti ; </pre>
<i>popaf</i>	<p>Restore ACC and <i>flag</i> from the memory which address is specified in the stack pointer.</p> <p>Example: <i>popaf</i>;</p> <p>Result: $sp \leftarrow sp - 2$; {Flag, ACC} $\leftarrow [sp]$;</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>

7-2. Arithmetic Operation Instructions

<i>add</i> a, I	<p>Add immediate data with ACC, then put result into ACC</p> <p>Example: <i>add a, 0x0f</i> ;</p> <p>Result: $a \leftarrow a + 0fh$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>add</i> a, M	<p>Add data in memory with ACC, then put result into ACC</p> <p>Example: <i>add a, MEM</i> ;</p> <p>Result: $a \leftarrow a + MEM$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>add</i> M, a	<p>Add data in memory with ACC, then put result into memory</p> <p>Example: <i>add MEM, a</i> ;</p> <p>Result: $MEM \leftarrow a + MEM$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>addc</i> a, M	<p>Add data in memory with ACC and carry bit, then put result into ACC</p> <p>Example: <i>addc a, MEM</i> ;</p> <p>Result: $a \leftarrow a + MEM + C$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>addc</i> M, a	<p>Add data in memory with ACC and carry bit, then put result into memory</p> <p>Example: <i>addc MEM, a</i> ;</p> <p>Result: $MEM \leftarrow a + MEM + C$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>addc</i> a	<p>Add carry with ACC, then put result into ACC</p> <p>Example: <i>addc a</i> ;</p> <p>Result: $a \leftarrow a + C$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>

<i>addc</i> M	<p>Add carry with memory, then put result into memory</p> <p>Example: <i>addc MEM ;</i></p> <p>Result: $MEM \leftarrow MEM + C$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>nadd</i> a, M	<p>Add negative logic (2's complement) of ACC with memory</p> <p>Example: <i>nadd a, MEM ;</i></p> <p>Result: $a \leftarrow \overline{a} + MEM$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>nadd</i> M, a	<p>Add negative logic (2's complement) of memory with ACC</p> <p>Example: <i>nadd MEM, a ;</i></p> <p>Result: $MEM \leftarrow \overline{MEM} + a$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>sub</i> a, I	<p>Subtraction immediate data from ACC, then put result into ACC.</p> <p>Example: <i>sub a, 0x0f;</i></p> <p>Result: $a \leftarrow a - 0fh \text{ (} a + [2's \text{ complement of } 0fh] \text{)}$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>sub</i> a, M	<p>Subtraction data in memory from ACC, then put result into ACC</p> <p>Example: <i>sub a, MEM ;</i></p> <p>Result: $a \leftarrow a - MEM \text{ (} a + [2's \text{ complement of } M] \text{)}$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>sub</i> M, a	<p>Subtraction data in ACC from memory, then put result into memory</p> <p>Example: <i>sub MEM, a;</i></p> <p>Result: $MEM \leftarrow MEM - a \text{ (} MEM + [2's \text{ complement of } a] \text{)}$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>subc</i> a, M	<p>Subtraction data in memory and carry from ACC, then put result into ACC</p> <p>Example: <i>subc a, MEM;</i></p> <p>Result: $a \leftarrow a - MEM - C$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>subc</i> M, a	<p>Subtraction ACC and carry bit from memory, then put result into memory</p> <p>Example: <i>subc MEM, a ;</i></p> <p>Result: $MEM \leftarrow MEM - a - C$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>subc</i> a	<p>Subtraction carry from ACC, then put result into ACC</p> <p>Example: <i>subc a;</i></p> <p>Result: $a \leftarrow a - C$</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>

<i>subc</i> M	Subtraction carry from the content of memory, then put result into memory Example: <i>subc MEM;</i> Result: $MEM \leftarrow MEM - C$ Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV
<i>inc</i> M	Increment the content of memory Example: <i>inc MEM ;</i> Result: $MEM \leftarrow MEM + 1$ Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV
<i>dec</i> M	Decrement the content of memory Example: <i>dec MEM;</i> Result: $MEM \leftarrow MEM - 1$ Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV
<i>clear</i> M	Clear the content of memory Example: <i>clear MEM ;</i> Result: $MEM \leftarrow 0$ Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV

7-3. Shift Operation Instructions

<i>sr</i> a	Shift right of ACC Example: <i>sr a ;</i> Result: $a(0, b7, b6, b5, b4, b3, b2, b1) \leftarrow a(b7, b6, b5, b4, b3, b2, b1, b0), C \leftarrow a(b0)$ Affected flags: 『N』 Z 『Y』 C 『N』 AC 『N』 OV
<i>src</i> a	Shift right of ACC with carry Example: <i>src a ;</i> Result: $a(c, b7, b6, b5, b4, b3, b2, b1) \leftarrow a(b7, b6, b5, b4, b3, b2, b1, b0), C \leftarrow a(b0)$ Affected flags: 『N』 Z 『Y』 C 『N』 AC 『N』 OV
<i>sr</i> M	Shift right the content of memory Example: <i>sr MEM ;</i> Result: $MEM(0, b7, b6, b5, b4, b3, b2, b1) \leftarrow MEM(b7, b6, b5, b4, b3, b2, b1, b0), C \leftarrow MEM(b0)$ Affected flags: 『N』 Z 『Y』 C 『N』 AC 『N』 OV
<i>src</i> M	Shift right of memory with carry Example: <i>src MEM ;</i> Result: $MEM(c, b7, b6, b5, b4, b3, b2, b1) \leftarrow MEM(b7, b6, b5, b4, b3, b2, b1, b0), C \leftarrow MEM(b0)$ Affected flags: 『N』 Z 『Y』 C 『N』 AC 『N』 OV
<i>sl</i> a	Shift left of ACC Example: <i>sl a ;</i> Result: $a(b6, b5, b4, b3, b2, b1, b0, 0) \leftarrow a(b7, b6, b5, b4, b3, b2, b1, b0), C \leftarrow a(b7)$ Affected flags: 『N』 Z 『Y』 C 『N』 AC 『N』 OV

<i>slc a</i>	Shift left of ACC with carry Example: <i>slc a ;</i> Result: $a(b6, b5, b4, b3, b2, b1, b0, c) \leftarrow a(b7, b6, b5, b4, b3, b2, b1, b0), C \leftarrow a(b7)$ Affected flags: 『N』 Z 『Y』 C 『N』 AC 『N』 OV
<i>sl M</i>	Shift left of memory Example: <i>sl MEM ;</i> Result: $MEM(b6, b5, b4, b3, b2, b1, b0, 0) \leftarrow MEM(b7, b6, b5, b4, b3, b2, b1, b0), C \leftarrow MEM(b7)$ Affected flags: 『N』 Z 『Y』 C 『N』 AC 『N』 OV
<i>slc M</i>	Shift left of memory with carry Example: <i>slc MEM ;</i> Result: $MEM(b6, b5, b4, b3, b2, b1, b0, C) \leftarrow MEM(b7, b6, b5, b4, b3, b2, b1, b0), C \leftarrow MEM(b7)$ Affected flags: 『N』 Z 『Y』 C 『N』 AC 『N』 OV
<i>swap a</i>	Swap the high nibble and low nibble of ACC Example: <i>swap a ;</i> Result: $a(b3, b2, b1, b0, b7, b6, b5, b4) \leftarrow a(b7, b6, b5, b4, b3, b2, b1, b0)$ Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV
<i>swap M</i>	Swap the high nibble and low nibble of memory Example: <i>swap MEM ;</i> Result: $MEM(b3, b2, b1, b0, b7, b6, b5, b4) \leftarrow MEM(b7, b6, b5, b4, b3, b2, b1, b0)$ Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV

7-4. Logic Operation Instructions

<i>and a, l</i>	Perform logic AND on ACC and immediate data, then put result into ACC Example: <i>and a, 0x0f ;</i> Result: $a \leftarrow a \& 0fh$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV
<i>and a, M</i>	Perform logic AND on ACC and memory, then put result into ACC Example: <i>and a, RAM10 ;</i> Result: $a \leftarrow a \& RAM10$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV
<i>and M, a</i>	Perform logic AND on ACC and memory, then put result into memory Example: <i>and MEM, a ;</i> Result: $MEM \leftarrow a \& MEM$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV
<i>or a, l</i>	Perform logic OR on ACC and immediate data, then put result into ACC Example: <i>or a, 0x0f ;</i> Result: $a \leftarrow a 0fh$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV

<i>or</i> a, M	Perform logic OR on ACC and memory, then put result into ACC Example: <i>or a, MEM ;</i> Result: $a \leftarrow a \mid \text{MEM}$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV
<i>or</i> M, a	Perform logic OR on ACC and memory, then put result into memory Example: <i>or MEM, a ;</i> Result: $\text{MEM} \leftarrow a \mid \text{MEM}$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV
<i>xor</i> a, l	Perform logic XOR on ACC and immediate data, then put result into ACC Example: <i>xor a, 0x0f ;</i> Result: $a \leftarrow a \wedge 0\text{fh}$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV
<i>xor</i> a, IO	Perform logic XOR on ACC and IO register, then put result into ACC Example: <i>xor a, pa ;</i> Result: $a \leftarrow a \wedge \text{pa}$; // pa is the data register of port A Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV
<i>xor</i> IO, a	Perform logic XOR on ACC and IO register, then put result into IO register Example: <i>xor pa, a ;</i> Result: $\text{pa} \leftarrow a \wedge \text{pa}$; // pa is the data register of port A Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV
<i>xor</i> a, M	Perform logic XOR on ACC and memory, then put result into ACC Example: <i>xor a, MEM ;</i> Result: $a \leftarrow a \wedge \text{RAM10}$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV
<i>xor</i> M, a	Perform logic XOR on ACC and memory, then put result into memory Example: <i>xor MEM, a ;</i> Result: $\text{MEM} \leftarrow a \wedge \text{MEM}$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV
<i>not</i> a	Perform 1's complement (logical complement) of ACC Example: <i>not a ;</i> Result: $a \leftarrow \sim a$ Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV Application Example: <pre> mov a, 0x38 ; // ACC=0X38 not a ; // ACC=0XC7 </pre>

<i>not</i> M	<p>Perform 1's complement (logical complement) of memory</p> <p>Example: <i>not</i> MEM ;</p> <p>Result: $MEM \leftarrow \sim MEM$</p> <p>Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr/> <pre> mov a, 0x38 ; mov mem, a ; // mem = 0x38 not mem ; // mem = 0xC7 </pre> <hr/>
<i>neg</i> a	<p>Perform 2's complement of ACC</p> <p>Example: <i>neg</i> a;</p> <p>Result: $a \leftarrow \overline{a}$</p> <p>Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr/> <pre> mov a, 0x38 ; // ACC=0X38 neg a ; // ACC=0XC8 </pre> <hr/>
<i>neg</i> M	<p>Perform 2's complement of memory</p> <p>Example: <i>neg</i> MEM;</p> <p>Result: $MEM \leftarrow \overline{MEM}$</p> <p>Affected flags: 『Y』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr/> <pre> mov a, 0x38 ; mov mem, a ; // mem = 0x38 not mem ; // mem = 0xC8 </pre> <hr/>
<i>comp</i> a, I	<p>Compare ACC with immediate data</p> <p>Example: <i>comp</i> a, 0x55;</p> <p>Result: Flag will be changed by regarding as (a - 0x55)</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p> <p>Application Example:</p> <hr/> <pre> mov a, 0x38 ; comp a, 0x38 ; // Z flag is set comp a, 0x42 ; // C flag is set comp a, 0x24 ; // C, Z flags are clear comp a, 0x6a ; // C, AC flags are set </pre> <hr/>

<i>comp</i> a, M	<p>Compare ACC with the content of memory</p> <p>Example: <i>comp</i> a, MEM;</p> <p>Result: Flag will be changed by regarding as (a - MEM)</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p> <p>Application Example:</p> <hr style="border-top: 1px dashed black;"/> <pre> mov a, 0x38 ; mov mem, a ; comp a, mem ; // Z flag is set mov a, 0x42 ; mov mem, a ; mov a, 0x38 ; comp a, mem ; // C flag is set </pre> <hr style="border-top: 1px dashed black;"/>
<i>comp</i> M, a	<p>Compare ACC with the content of memory</p> <p>Example: <i>comp</i> MEM, a;</p> <p>Result: Flag will be changed by regarding as (MEM - a)</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>

7-5. Bit Operation Instructions

<i>set0</i> IO.n	<p>Set bit n of IO port to low</p> <p>Example: <i>set0</i> pa.5 ;</p> <p>Result: set bit 5 of port A to low</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>set1</i> IO.n	<p>Set bit n of IO port to high</p> <p>Example: <i>set1</i> pb.5 ;</p> <p>Result: set bit 5 of port B to high</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>tog</i> IO.n	<p>Toggle bit state of bit n of IO port</p> <p>Example: <i>tog</i> pa.5 ;</p> <p>Result: toggle bit 5 of port A</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>set0</i> M.n	<p>Set bit n of memory to low</p> <p>Example: <i>set0</i> MEM.5 ;</p> <p>Result: set bit 5 of MEM to low</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>

<i>set1</i> M.n	Set bit n of memory to high Example: <i>set1 MEM.5 ;</i> Result: set bit 5 of MEM to high Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV
<i>swapc</i> IO.n	Swap the nth bit of IO port with carry bit Example: <i>swapc IO.0;</i> Result: $C \leftarrow IO.0, IO.0 \leftarrow C$ When IO.0 is a port to output pin, carry C will be sent to IO.0; When IO.0 is a port from input pin, IO.0 will be sent to carry C; Affected flags: 『N』 Z 『Y』 C 『N』 AC 『N』 OV Application Example1 (serial output) : <hr/> <pre> ... set1 pac.0 ; // set PA.0 as output ... set0 flag.1 ; // C=0 swapc pa.0 ; // move C to PA.0 (bit operation), PA.0=0 set1 flag.1 ; // C=1 swapc pa.0 ; // move C to PA.0 (bit operation), PA.0=1 ... </pre> <hr/> Application Example2 (serial input) : <hr/> <pre> ... set0 pac.0 ; // set PA.0 as input ... swapc pa.0 ; // read PA.0 to C (bit operation) src a ; // shift C to bit 7 of ACC swapc pa.0 ; // read PA.0 to C (bit operation) src a ; // shift new C to bit 7, old C ... </pre> <hr/>

7-6. Conditional Operation Instructions

<i>ceqsn</i> a, I	Compare ACC with immediate data and skip next instruction if both are equal. Flag will be changed like as ($a \leftarrow a - I$) Example: <i>ceqsn a, 0x55 ;</i> <i>inc MEM ;</i> <i>goto error ;</i> Result: If a=0x55, then “goto error”; otherwise, “inc MEM”. Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV
<i>ceqsn</i> a, M	Compare ACC with memory and skip next instruction if both are equal. Flag will be changed like as ($a \leftarrow a - M$) Example: <i>ceqsn a, MEM;</i> Result: If a=MEM, skip next instruction Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV

<i>ceqsn</i> M, a	<p>Compare ACC with memory and skip next instruction if both are equal.</p> <p>Example: <i>ceqsn MEM, a;</i></p> <p>Result: If a=MEM, skip next instruction</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>cneqsn</i> a, M	<p>Compare ACC with memory and skip next instruction if both are not equal.</p> <p>Flag will be changed like as ($a \leftarrow a - M$)</p> <p>Example: <i>cneqsn a, MEM;</i></p> <p>Result: If a≠MEM, skip next instruction</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>cneqsn</i> a, I	<p>Compare ACC with immediate data and skip next instruction if both are no equal.</p> <p>Flag will be changed like as ($a \leftarrow a - I$)</p> <p>Example: <i>cneqsn a, 0x55 ;</i> <i>inc MEM ;</i> <i>goto error ;</i></p> <p>Result: If a≠0x55, then “goto error”; Otherwise, “inc MEM”.</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>t0sn</i> IO.n	<p>Check IO bit and skip next instruction if it's low</p> <p>Example: <i>t0sn pa.5;</i></p> <p>Result: If bit 5 of port A is low, skip next instruction</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>t1sn</i> IO.n	<p>Check IO bit and skip next instruction if it's high</p> <p>Example: <i>t1sn pa.5 ;</i></p> <p>Result: If bit 5 of port A is high, skip next instruction</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>t0sn</i> M.n	<p>Check memory bit and skip next instruction if it's low</p> <p>Example: <i>t0sn MEM.5 ;</i></p> <p>Result: If bit 5 of MEM is low, then skip next instruction</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>t1sn</i> M.n	<p>Check memory bit and skip next instruction if it's high</p> <p>EX: <i>t1sn MEM.5 ;</i></p> <p>Result: If bit 5 of MEM is high, then skip next instruction</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>izsn</i> a	<p>Increment ACC and skip next instruction if ACC is zero</p> <p>Example: <i>izsn a;</i></p> <p>Result: $a \leftarrow a + 1$, skip next instruction if a = 0</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>
<i>dzsn</i> a	<p>Decrement ACC and skip next instruction if ACC is zero</p> <p>Example: <i>dzsn a;</i></p> <p>Result: $A \leftarrow A - 1$, skip next instruction if a = 0</p> <p>Affected flags: 『Y』 Z 『Y』 C 『Y』 AC 『Y』 OV</p>

<i>izsn</i> M	<p>Increment memory and skip next instruction if memory is zero</p> <p>Example: <i>izsn MEM;</i></p> <p>Result: $MEM \leftarrow MEM + 1$, skip next instruction if $MEM = 0$</p> <p>Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV</p>
<i>dzsn</i> M	<p>Decrement memory and skip next instruction if memory is zero</p> <p>Example: <i>dzsn MEM;</i></p> <p>Result: $MEM \leftarrow MEM - 1$, skip next instruction if $MEM = 0$</p> <p>Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV</p>
<i>wait0</i> IO.n	<p>Go next instruction until bit n of IO port is low, otherwise, wait here.</p> <p>Example: <i>wait0 pa.5;</i></p> <p>Result: Wait bit 5 of port A low to execute next instruction;</p> <p>Affected flags: 『N』Z 『N』C 『N』AC 『N』OV</p>
<i>wait1</i> IO.n	<p>Go next instruction until bit n of IO port is high, otherwise, wait here.</p> <p>Example: <i>wait1 pa.5;</i></p> <p>Result: Wait bit 5 of port A high to execute next instruction;</p> <p>Affected flags: 『N』Z 『N』C 『N』AC 『N』OV</p>

7-7. System control Instructions

<i>call</i> label	<p>Function call, address can be full range address space</p> <p>Example: <i>call function1;</i></p> <p>Result: $[sp] \leftarrow pc + 1$ $pc \leftarrow function1$ $sp \leftarrow sp + 2$</p> <p>Affected flags: 『N』Z 『N』C 『N』AC 『N』OV</p>
<i>goto</i> label	<p>Go to specific address which can be full range address space</p> <p>Example: <i>goto error;</i></p> <p>Result: Go to error and execute program.</p> <p>Affected flags: 『N』Z 『N』C 『N』AC 『N』OV</p>
<i>delay</i> I	<p>Delay the (N + 1) cycles which N is specified by the immediate data, the timing is based on the executing FPP unit. After the <i>delay</i> instruction is executed, the ACC will be zero.</p> <p>Example: <i>delay 0x05;</i></p> <p>Result: Delay 6 cycles here</p> <p>Affected flags: 『N』Z 『N』C 『N』AC 『N』OV</p> <p>Note: Because ACC is the temporarily buffer for counting, please make sure that it will not be interrupted when executing this instruction. Otherwise, it may be not the expected delay time.</p>

<i>delay a</i>	<p>Delay the (N + 1) cycles which N is specified by the content of ACC, the timing is based on the executing FPP unit. After the <i>delay</i> instruction is executed, the ACC will be zero.</p> <p>Example: <i>delay a;</i></p> <p>Result: Delay 16 cycles here if ACC=0fh</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Note: Because ACC is the temporarily buffer for counting, please make sure that it will not be interrupted when executing this instruction. Otherwise, it may be not the expected delay time.</p>
<i>delay M</i>	<p>Delay the (N + 1) cycles which N is specified by the content of memory, the timing is based on the executing FPP unit. After the <i>delay</i> instruction is executed, the ACC will be zero.</p> <p>Example: <i>delay M;</i></p> <p>Result: Delay 256 cycles here if M=ffh</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Note: Because ACC is the temporarily buffer for counting, please make sure that it will not be interrupted when executing this instruction. Otherwise, it may be not the expected delay time.</p>
<i>ret l</i>	<p>Place immediate data to ACC, then return</p> <p>Example: <i>ret 0x55;</i></p> <p>Result: <i>A ← 55h</i></p> <p><i>ret ;</i></p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>ret</i>	<p>Return to program which had function call</p> <p>Example: <i>ret;</i></p> <p>Result: <i>sp ← sp - 2</i></p> <p><i>pc ← [sp]</i></p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>reti</i>	<p>Return to program that is interrupt service routine. After this command is executed, global interrupt is enabled automatically.</p> <p>Example: <i>reti;</i></p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>nop</i>	<p>No operation</p> <p>Example: <i>nop;</i></p> <p>Result: nothing changed</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>pcadd a</i>	<p>Next program counter is current program counter plus ACC.</p> <p>Example: <i>pcadd a;</i></p> <p>Result: <i>pc ← pc + a</i></p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p> <p>Application Example:</p> <hr style="border-top: 1px dashed black;"/> <pre> ... mov a, 0x02 ; pcadd a ; // PC <- PC+2 goto err1 ; goto correct ; // jump here </pre>

	<pre> goto err2 ; goto err3 ; ... correct: // jump here ... ----- </pre>
<i>engint</i>	<p>Enable global interrupt enable</p> <p>Example: engint;</p> <p>Result: Interrupt request can be sent to FPP0</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>disgint</i>	<p>Disable global interrupt enable</p> <p>Example: disgint ;</p> <p>Result: Interrupt request is blocked from FPP0</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>stopsys</i>	<p>System halt.</p> <p>Example: stopsys;</p> <p>Result: Stop the system clocks and halt the system</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>reset</i>	<p>Reset the whole chip, its operation will be same as hardware reset.</p> <p>Example: reset;</p> <p>Result: Reset the whole chip.</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>
<i>wdreset</i>	<p>Reset Watchdog timer.</p> <p>Example: wdreset ;</p> <p>Result: Reset Watchdog timer.</p> <p>Affected flags: 『N』 Z 『N』 C 『N』 AC 『N』 OV</p>

7-8. Summary of Instructions Execution Cycle

2T	<i>ldtabh, ldtabl, idxm</i>
1T	Others


7-9. Summary of affected flags by Instructions

Instruction	Z	C	AC	OV	Instruction	Z	C	AC	OV	Instruction	Z	C	AC	OV
<i>mov a, l</i>	-	-	-	-	<i>mov M, a</i>	-	-	-	-	<i>mov a, M</i>	Y	-	-	-
<i>mov a, IO</i>	Y	-	-	-	<i>mov IO, a</i>	-	-	-	-	<i>nmov M, a</i>	-	-	-	-
<i>nmov a, M</i>	Y	-	-	-	<i>ldtabh index</i>	-	-	-	-	<i>ldtabh index</i>	-	-	-	-
<i>ldt16 index</i>	-	-	-	-	<i>stt16 index</i>					<i>xch M</i>	-	-	-	-
<i>idxm a, index</i>	-	-	-	-	<i>idxm index, a</i>	-	-	-	-	<i>wdreset</i>	-	-	-	-
<i>pushaf</i>	-	-	-	-	<i>popaf</i>	Y	Y	Y	Y	<i>add a, l</i>	Y	Y	Y	Y
<i>add a, M</i>	Y	Y	Y	Y	<i>add M, a</i>	Y	Y	Y	Y	<i>addc a, M</i>	Y	Y	Y	Y
<i>addc M, a</i>	Y	Y	Y	Y	<i>addc a</i>	Y	Y	Y	Y	<i>addc M</i>	Y	Y	Y	Y
<i>nadd a, M</i>	Y	Y	Y	Y	<i>nadd M, a</i>	Y	Y	Y	Y	<i>sub a, l</i>	Y	Y	Y	Y
<i>sub a, M</i>	Y	Y	Y	Y	<i>sub M, a</i>	Y	Y	Y	Y	<i>subc a, M</i>	Y	Y	Y	Y
<i>subc M, a</i>	Y	Y	Y	Y	<i>subc a</i>	Y	Y	Y	Y	<i>subc M</i>	Y	Y	Y	Y
<i>inc M</i>	Y	Y	Y	Y	<i>dec M</i>	Y	Y	Y	Y	<i>clear M</i>	-	-	-	-
<i>sra</i>	-	Y	-	-	<i>src a</i>	-	Y	-	-	<i>sr M</i>	-	Y	-	-
<i>src M</i>	-	Y	-	-	<i>sl a</i>	-	Y	-	-	<i>slc a</i>	-	Y	-	-
<i>sl M</i>	-	Y	-	-	<i>slc M</i>	-	Y	-	-	<i>swap a</i>	-	-	-	-
<i>swap M</i>	-	-	-	-	<i>and a, l</i>	Y	-	-	-	<i>and a, M</i>	Y	-	-	-
<i>and M, a</i>	Y	-	-	-	<i>or a, l</i>	Y	-	-	-	<i>or a, M</i>	Y	-	-	-
<i>or M, a</i>	Y	-	-	-	<i>xor a, l</i>	Y	-	-	-	<i>xor a, M</i>	Y	-	-	-
<i>xor M, a</i>	Y	-	-	-	<i>not a</i>	Y	-	-	-	<i>not M</i>	Y	-	-	-
<i>neg a</i>	Y	-	-	-	<i>neg M</i>	Y	-	-	-	<i>comp a, l</i>	Y	Y	Y	Y
<i>comp a, M</i>	Y	Y	Y	Y	<i>comp M, a</i>	Y	Y	Y	Y	<i>set0 IO.n</i>	-	-	-	-
<i>set1 IO.n</i>	-	-	-	-	<i>tog IO.n</i>	-	-	-	-	<i>set0 M.n</i>	-	-	-	-
<i>set1 M.n</i>	-	-	-	-	<i>swapc IO.n</i>	-	Y	-	-	<i>ceqsn a, l</i>	Y	Y	Y	Y
<i>ceqsn a, M</i>	Y	Y	Y	Y	<i>ceqsn M, a</i>	Y	Y	Y	Y	<i>t0sn IO.n</i>	-	-	-	-
<i>t1sn IO.n</i>	-	-	-	-	<i>t0sn M.n</i>	-	-	-	-	<i>t1sn M.n</i>	-	-	-	-
<i>izsn a</i>	Y	Y	Y	Y	<i>dzsn a</i>	Y	Y	Y	Y	<i>izsn M</i>	Y	Y	Y	Y
<i>dzsn M</i>	Y	Y	Y	Y	<i>wait0 IO.n</i>	-	-	-	-	<i>wait1 IO.n</i>	-	-	-	-
<i>call label</i>	-	-	-	-	<i>goto label</i>	-	-	-	-	<i>delay a</i>	-	-	-	-
<i>delay l</i>	-	-	-	-	<i>delay M</i>	-	-	-	-	<i>ret l</i>	-	-	-	-
<i>ret</i>					<i>reti</i>	-	-	-	-	<i>nop</i>	-	-	-	-
<i>pcadd a</i>					<i>engint</i>	-	-	-	-	<i>disgint</i>	-	-	-	-
<i>stopsys</i>					<i>reset</i>	-	-	-	-	<i>cneqsn a, l</i>	Y	Y	Y	Y
<i>xor a, IO</i>	Y				<i>xor IO, a</i>					<i>cneqsn a, M</i>	Y	Y	Y	Y


8. Package Information

8-1. Package Marking Information

Lead of SOP24




Example




Legend:

PPPP	PADAUK Technology part number information
M	Memory type of product
	C: OTP
	F: Flash
K	Package type of product
	S: SOP
	D: DIP
	SS: SSOP
	K: Skinny DIP
CC	Pin count of package
SS.....S	Lot number information
Yy	Year Code (last 2 digits of calendar year)
Ww	Week Code
XXX	PADAUK Technology package information


8-2. SOP18




8-3. SOP20




8-4. SOP24



8-5. DIP18



8-6. DIP20




SYMBOLS	MIN	NOM	MAX
A	—	—	0.175
A1	0.015	—	—
A2	0.125	0.130	0.135
B	0.016	0.018	0.020
B1	0.058	0.060	0.064
c	0.008	0.010	0.011
D	1.012	1.026	1.040
E	0.290	0.300	0.310
E1	0.245	0.250	0.255
e1	0.090	0.100	0.110
L	0.120	0.130	0.140
θ	0	—	15
eA	0.335	0.355	0.375
S	—	—	0.075

UNIT : INCH

NOTES:

1. JEDEC OUTLINE : MS-001 AD
2. "D", "E1" DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH.
3. eA IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
4. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.
5. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MINIMUM.
6. DATUM PLANE [H] COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.

8-7. Skinny-DIP24




SYMBOLS	MIN.	NOR.	MAX.
A	—	—	0.210
A1	0.015	—	—
A2	0.125	0.130	0.135
D	1.230	1.250	1.280
E	0.300 BSC.		
E1	0.253	0.258	0.263
L	0.115	0.130	0.150
eB	0.335	0.355	0.375
θ	0	7	15

UNIT : INCH

NOTES:

1. JEDEC OUTLINE : MS-001 AF
2. "D", "E1" DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH.
3. eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
4. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.
5. DISTANCE BETWEEN LEADS INCLUDING DAM BAR PROTRUSIONS TO BE .005 INCH MINIMUM.
6. DATUM PLANE [H] COINCIDENT WITH THE BOTTOM OF LEAD, WHERE LEAD EXITS BODY.

8-8. SSOP20



SYMBOLS	MIN.	NOM.	MAX.
A	0.053	0.064	0.069
A1	0.004	0.006	0.010
A2	—	—	0.059
b	0.008	—	0.012
C	0.007	—	0.010
D	0.337	0.341	0.344
E	0.228	0.236	0.244
E1	0.150	0.154	0.157
⌀	0.025 BASIC		
L	0.016	0.025	0.050
L1	0.041 BASIC		
θ°	0°	—	8°

UNIT : INCH

NOTES:

- 1 JEDEC OUTLINE : MO-137 AD
- 2 DIMENSION D DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS. MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006" PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD MOLD PROTRUSIONS. INTERLEAD MOLD PROTRUSIONS SHALL NOT EXCEED 0.010" PER SIDE.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.004" TOTAL IN EXCESS OF b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR INTRUSION SHALL NOT REDUCE DIMENSION b BY MORE THAN 0.002" AT LEAST.