



# **Intel® 865G/865GV/865PE/865P Chipset Customer Reference Board Schematics**

---

*For use with the Intel® 865G/865GV/865PE/865P Chipset Platform  
Design Guide*

*September 2003*



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

Intel may make changes to specifications and product descriptions at any time, without notice.

The Intel® 865G/865GV/865PE/865P chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2003, Intel Corporation



## Revision History

---


Rev. No.	Description	Rev. Date
-001	Initial Release.	May 2003
-002	Added 865GV to document title	September 2003


## Document Contents


---


This document contains a set of Customer Board Reference (CRB) schematics for the 865G, 865GV, 865PE, and 865P chipsets. Note that the schematic diagrams for the AGP interface are only for the 865G, 865PE, and 865P chipsets.















D

D

## PLL SUPPLY FILTER




**CAD NOTE:**

PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET  
TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12MIL


SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: <b>PLL SUPPLY FILTER</b>		
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:24:55 2003	SHEET: 7


DRAWING





<b>SCHEMATIC TITLE:</b>	
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
<b>PAGE TITLE:</b>	<b>REV:</b>
INTEL(R) 865G/865PE/865P CHIPSET(G)MCH	PART 1 OF 5
INTEL PLATFORM APPS ENG.	LAST REVISED:
1900 PRAIRIE CITY ROAD	Tue May 06 11:24:55 2003
FOLSOM, CALIFORNIA 95630	SHEET: 8

DRAWING













SCHEMATIC TITLE:	
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
PAGE TITLE:	PART 5 OF 5
INTEL PLATFORM APPS ENG	LAST REVISED:
1900 PRAIRIE CITY ROAD	Tue May 06 11:25:00 2003
FOLSOM, CALIFORNIA 95630	SHEET: 12


DRAWING











D

D

C


C

B

B


A


A




SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: AGP SWING/UREF		
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:07 2003	SHEET: 18

DRAWING






## DDR CHANNEL A





SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: DDR RESISTOR TERMINATION		
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:11 2003	SHEET: 21

DRAWING...

## DDR CHANNEL A





PLACED AT LEFT AND RIGHT ENDS  
OF VTT ISLAND




DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS

SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: DECOUPLING CAPACITORS		
INTEL PLATFROM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:12 2003	SHEET: 22






## DDR CHANNEL B




SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: <b>DDR RESISTOR TERMINATION</b>		
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:16 2003	SHEET: 25

DRAWING


## DDR CHANNEL B



PLACED AT LEFT AND RIGHT ENDS  
OF VTT ISLAND




70 **DN** U\_1P25\_MEMUTT




DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS


SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: DECOUPLING CAPACITORS		
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:17 2003	SHEET: 26

DRAWING






SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: INTEL(R) ICH5 2 OF 4		
INTEL PLATFROM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:19 2003	SHEET: 2B



<b>SCHEMATIC TITLE:</b>	
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
<b>PAGE TITLE:</b>	<b>INTEL(R) ICH5 3 OF 4</b>
<b>REV:</b>	


  

<b>INTEL PLATFORM APPS ENG</b>	<b>LAST REVISED:</b>	<b>SHEET:</b>
1900 PRAIRIE CITY ROAD	Tue May 05 11:25:20 2003	29
FOLSOM, CALIFORNIA 95630		




GND: A10, A21, A23, AA11, AA13, AA21, AA24, AA5, AA7, AA9, AB11, AB15, AB18, AB5, AB7, AB9, AC10, AC13, AC2, AC23, AC4, AC6, AC8, AD12, B13, B17, B19, B21, B23, C16, C18, C20, C22, C3, C8, D11, D16, D18, D20, D22, D6, E17, E19, E20, E21, E23, F3, F9, G20, G5, H19, H22, J21, J23, J6, K11, K14, K20, K22, K3, L10, L11, L12, L13, L14, L15, L21, L23, M1, M11, M12, M13, M14, M22, M5, N11, N12, N13, N14, N20, P10, P11, P12, P13, P14, P15, P21, R11, R14, T23, T3, T6, U19, V1, V21, W16, W18, Y10, Y3, Y6, Y7, Y8



SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: INTEL(R) ICH5 4 OF 4		
INTEL PLATFROM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:20 2003	SHEET: 30




D PROPERTIES FOR STUFFING OPTIONS: BOM= CNR\_LINK\_LAN  
CNR STUFFING OPTION FOR LAN-UP SOLUTION




C PROPERTIES FOR STUFFING OPTIONS: BOM= LAN\_LINK\_CNR



SCHEMATIC TITLE:			
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD			
PAGE TITLE:			
LAN STUFFING OPTION		REV:	
INTEL	PLATFORM APPS ENG	LAST REVISED:	SHEET:
1900 PRAIRIE CITY ROAD	FOLSOM, CALIFORNIA 95630	Tue May 06 11:25:22 2003	32





D

D

C

C

B


B

A

A



# USB SWITCH

## USB OPTION FOR FRONT PANEL OR CNR




SCHEMATIC TITLE:			
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD			
PAGE TITLE:			
USB ROUTING OPTION		REV:	
INTEL PLATFROM APPS ENG.	LAST REVISED:		SHEET:
1900 PRAIRIE CITY ROAD	Tue May 06 11:25:25 2003		35
FOLSOM, CALIFORNIA 95630			


DRAWING




SCHEMATIC TITLE:	INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
PAGE TITLE:	USB FNT PANEL POWER	
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:25 2003	REV: 36

DRAWING






## PCI SLOT 2






DESIGN NOTE:  
 PCI SLOT2 = PCI DEVICE FUNCTION 0BH  
 = PCI DEVICE NUMBER 1H  
 = IDSEL VALUE AD17

DRAWING

SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
PAGE TITLE: PCI SLOT 2	
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:28 2003




CR-41 8 7 6 5 4 3 2 1



SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: PCI TERMINATION		
INTEL PLATFROM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:29 2003	SHEET: 41


8 7 6 5 4 3 2 1

CR-42 8 7 6 5 4 3 2 1



D

D



1 OF 2

IC

SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: 82547E1/82562EZ(EX)(ET)(EM)		
INTEL PLATFORM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:30 2003	SHEET: 43

DRAWING

D

D

C


C

B


B


A

A




SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: 82547EI/82562EZ(EX)(ET)(EM) POWER CONNECTIONS		
INTEL PLATFORM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:31 2003	SHEET: 44






**LED DECOUPLING**

**CAD NOTE:**  
LED CAPS SHOULD BE PLACED NEXT TO CONNECTOR



**DIFFERENTIAL PAIR TERMINATIONS**


**CAD NOTE:**  
PLACE NEXT TO CONTROLLER



<b>SCHEMATIC TITLE:</b> INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		<b>REV:</b>
<b>PAGE TITLE:</b> LAN CONNECTOR/DECOUPLING		
INTEL PLATFROM APPS ENG	LAST REVISED: Tue May 06 11:25:32 2003	SHEET: 46
1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630		


## LAN

## CSA INTERFACE REFERENCE




## GMCH

## CSA INTERFACE REFERENCE



SCHEMATIC TITLE:			
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD			
PAGE TITLE:			
CSA INTERFACE REFERENCE		REV:	
INTEL PLATFORM APPS ENG	LAST REVISED:	SHEET:	
1900 PRAIRIE CITY ROAD	Tue May 06 11:25:33 2003	47	
FOLSOM, CALIFORNIA 95630			



D

48 **[IN]** AUD\_CODEC\_27  
 48 **[IN]** AUD\_CODEC\_29  
 48 **[IN]** AUD\_CODEC\_30  
 48 **[IN]** AUD\_CODEC\_31  
 48 **[IN]** AUD\_CODEC\_32  
 48 **[IN]** AUD\_CODEC\_33

C

B


A

D

C

B


A





CODEC FILTER CAPS:  
 9752, 9758, 1980, 1981A, 1981B,  
 ALC650, ALC202, ALC250


KEEP CAPS AS CLOSE  
AS POSSIBLE TO AC97  
CODEC

SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: CODEC FILTERING CAPS		
INTEL PLATFROM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:34 2003	SHEET: 49











LINE OUT  
JACK SENSING




HEADPHONE  
JACK SENSING

DRAWING

SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: AUDIO JACK SENSING		
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:37 2003	SHEET: 54

PLACE IN TOP LEFT CORNER OF BOARD

REGULATOR THERMAL TAB SHOULD BE SOLDERED  
TO A COPPER PAD THAT IS LARGE ENOUGH  
TO ALLOW 5 TO 10 GROUND VIAS AROUND  
THE COMPONENT FOR COOLING



1 R9A2 2

0ΩHM

SM

EMPTY

1 R9A1 2

0ΩHM

SM

EMPTY

AUD


L

AUD

L

AUD

NOTE:  
LAYOUT SHOULD GO FROM PIN 2 TO  
CAPS AND THEN THROUGH SEVERAL  
VIAS TO V\_5P0\_AUD\_ANALOG



SCHEMATIC TITLE:		PAGE TITLE:	
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		AUDIO VREG	
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:38 2003	SHEET: 55	REV:

# SECURITY: TPM (TRUSTED PLATFORM MODULE)

D  
D

CAD NOTE:  
 CK\_P\_33M TPM SHOULD  
 HAVE 20 MIL SPACING  
 P\_LPCIRST\* SHOULD  
 HAVE 20 MIL SPACING  
 LAD<3..0> HAS 5 MIL  
 SPACING BETWEEN OTHER LAD  
 SIGNALS, BUT 10 MILS TO ALL  
 OTHER SIGNALS.

C  
C

B  
B

A  
A

SCHEMATIC TITLE:		INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
PAGE TITLE:		TPM (TRUSTED PLATFORM MODULE)	
INTEL	PLATFORM APPS ENG	LAST REVISED:	SHEET:
	1900 PRAIRIE CITY ROAD	Tue May 06 11:25:38 2003	56
	FOLSOM, CALIFORNIA 95630		

DRAWING

D

D

C



C

B

B


A


A





SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: <b>SATA CONNECTORS</b>		
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:39 2003	SHEET: 57

DRAWING






## SCSI ACTIVITY LED




PLACE AS CLOSE TO  
PIN AS POSSIBLE

SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: SIO (2 OF 2)		
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:40 2003	SHEET: 60



SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
PAGE TITLE: <b>FLOPPY CONNECTOR</b>	REV:
<u>DRAWING</u>	
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:41 2003


CR-52 8 7 6 5 4 3 2 1



SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: ATX DOUBLE-STACKED		
INTEL PLATFROM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:42 2003	SHEET: 52

DRAWING

8 7 6 5 4 3 2 1





D

D


DO NOT USE NATIONAL  
OR GOLDSTAR PARTS OF THIS  
BASE P/N

SERIAL PORT A  
**J2A1**

749218-001  
2 ROW [10]



SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
PAGE TITLE: <b>SERIAL PORT</b>	
INTEL PLATFROM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:43 2003
	SHEET: 64



D

D

C


C

B

B


A


A





SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
PAGE TITLE:	REV:
<b>SPEAKER</b>	
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:44 2003

DRAWING









D

## PB MOUNTING HOLES

J1G1  
MTG\_HOLE  
NC9 9  
EMPTY  
GND=1, 2, 3, 4, 5, 6, 7, 8

J9G1  
MTG\_HOLE  
NC9 9  
EMPTY  
GND=1, 2, 3, 4, 5, 6, 7, 8

J7G1  
MTG\_HOLE  
NC9 9  
EMPTY  
GND=1, 2, 3, 4, 5, 6, 7, 8

J7J1  
MTG\_HOLE  
NC9 9  
EMPTY  
GND=1, 2, 3, 4, 5, 6, 7, 8

J1B1  
MTG\_HOLE  
NC9 9  
EMPTY  
GND=1, 2, 3, 4, 5, 6, 7, 8

J7A1  
MTG\_HOLE  
NC9 9  
EMPTY  
GND=1, 2, 3, 4, 5, 6, 7, 8

J1J1  
MTG\_HOLE  
NC9 9  
EMPTY  
GND=1, 2, 3, 4, 5, 6, 7, 8

J8A1  
MTG\_HOLE  
NC9 9  
EMPTY  
GND=1, 2, 3, 4, 5, 6, 7, 8

C

D

C

C

B


B


A

A

SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: <b>PB MOUNTING HOLES</b>		
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:47 2003	SHEET: 71

DRAWING





D

D

C


C

B



B

A


A





SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: WAKE ON USB AND MAGNETICS JACK		
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:49 2003	SHEET: 74





SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: 3.3V STANDBY & 1.7V DAC		
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:50 2003	SHEET: 75


















SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	PAGE TITLE: <b>CPU VREG</b>	REV:
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:54 2003	SHEET: B1






<b>SCHEMATIC TITLE:</b>		<b>INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD</b>	
<b>PAGE TITLE:</b>		<b>PASSIVE BLEED CRKT/STATUS LEDs/FRNT PANEL SWITCHES/VID JMPRS</b>	
<b>REV:</b>			
<b>INTEL</b> PLATFROM APPS ENG 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	<b>LAST REVISED:</b> Tue May 06 11:25:55 2003	<b>SHEET:</b> B3	

D

D



402



(G)MCH CUB DECOUPLING


&lt;G&gt;MCH BACK DECOUPLING

402




(G)MCH CUB DECOUPLING

402



(G)MCH CUB DECOUPLING


402



(G)MCH CUB DECOUPLING

402

402



SM DECOUPLING

SCHEMATIC TITLE:  
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD  
PAGE TITLE:  
BACKSIDE CAPS

REV:

DRAWING

LAST REVISED: Tue May 06 11:25:56 2003

SHEET:

84

D

D

C


C

B

B

A


A



SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD		REV:
PAGE TITLE: <b>VR THERMAL CIRCUITRY</b>		
INTEL PLATFROM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Tue May 06 11:25:56 2003	SHEET: 85

DRAWING

## ITP/DPFLEX CONNECTOR



## CAD NOTE:

DESIGN NOTE:  
INCLUDES STUFFING OPTIONS FOR 75MHZ ITP.

ROUTE H\_TCK FROM THE TCK PIN OF THE CONNECTOR TO THE PROCESSOR PIN.  
FBO TAPS INTO THE H\_TCK SIGNAL (CLOSE TO THE TCK PIN OF THE CONNECTOR).  
SEE ROUTING GUIDELINES FOR LENGTH MATCHING REQUIREMENTS.

SCHEMATIC TITLE:	
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD	
PAGE TITLE:	ITP
REV:	
INTEL PLATFROM APPS ENG	LAST REVISED:
1900 PRAIRIE CITY ROAD	Tue May 06 11:25:57 2003
FOLSOM, CALIFORNIA 95630	SHEET:
	86