# NEURAghe Instructions

## September 24, 2019

#### **NEEDED:**

- sudo apt-get install libc6:i386 libstdc++6:i386
- Vivado SDK
- Mentor QuestaSim

## CONFIGURE ENVIRONMENT:

- $\bullet$  select the target architecture (NEU\_ARCH) on top of neu\_env\_conf.sh
- source neu\_env\_conf.sh
- modify paths in order to get the right Vivado and Vivado SDK location
- modify path to reach target board
- read also the NEURAghe\_README

## **RUN SIMULATION:**

from sw/nuraghe\_MW/ -> cd \$MW (path defined as environment variable)

- nuraghe\_MW.c : uncomment "#define SIM" at the top of file
- nuraghe\_MW.h : select the target board and architecture
- default\_settings.h : set the desired parameters
- convoluzioni\_SW/convoluzione.h : set parameters as in default\_settings.h and uncomment #NEU\_TCN

- ddr\_emulation/settings\_(ARCH).txt : set the right parameters
- [only for 2.0] neuraghe\_(ARCH)/fe/rtl/includes/ulpsoc\_defines.sv : uncomment 'define SIM
- make build-rtl -> needed only for hardware changes
- make ddr\_(ARCH)\_for\_sim > compiles and executes the convoluzione.c and post\_training.py to create synthetic activation and weight files for sim
- make  $ddr_{ARCH}_{16}$ -bit > arranges simulation files
- make clean all l2size=2097152 stackSize=8192 nbPe=1 scmSize=1024 l1Size=31744 -> to compile MW including config settings
- make run gui=1 > runs QuestaSim
- after simulation rerun "make ddr\_(ARCH)\_for\_sim" to get hw and sw convolution comparision.

#### **SYNTHESIS:**

- [only for 2.0] neuraghe\_(ARCH)/fe/rtl/includes/ulpsoc\_defines.sv : comment 'define SIM
- $\bullet$  fe/rtl/ulpsoc -> in ulpsoc.sv select the target board
- from project\_folder/fpga:
   source board\_setup.sh && make synth-soc -> synthetize neuraghe soc to be included in the global project
- open vivado to run synthesis and implementation for the whole project
- $\bullet$  generate bits tream with . bin file

## **EXECUTION ON TARGET BOARD:**

- nuraghe\_MW.c : comment "#define SIM" at the top of file
- nuraghe\_MW.h : select the target board and architecture
- cd neuragheconvnet/

- $test/conv\_test/settings\_(ARCH) -> edit$
- types.h > modify QF to be the same as in settings
- arrange synth weights (post training) and compile test to run in the target board:

arch 2.0: make comp\_mw clean\_pt pt\_tcn clean all load NEURAGHE=1 FIXED=1 TEST=tests/conv\_test TIME=1 CI=1 OR

arch 1.9: make comp\_mw clean\_pt pt clean all load NEURAGHE=1 FIXED=1 TEST= tests/conv\_test TIME=1 CI=1

- copy the architecture related bitstream to the board
- from the NEURAGHE\_INSTALL\_DIR in the board:
  sudo ./main -c weights -i ./Imgs -p 3 -h 224 -w 224 -o 1000 -b
  vivado\_synth\_bitstream.bin