# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

### **General Description**

The MAX14934–MAX14936 are a family of four-channel,  $5kV_{RMS}$  digital isolators utilizing Maxim's proprietary process technology. For applications requiring  $2.75kV_{RMS}$  of isolation, see the MAX14930–MAX14932. The MAX14934–MAX14936 family transfers digital signals between circuits with different power domains at ambient temperatures up to  $+125^{\circ}C$ .

The MAX14934–MAX14936 family offers all three possible unidirectional channel configurations to accommodate any four-channel design, including SPI, RS-232, RS-485, and large digital IO modules. For applications requiring bidirectional channels, such as I<sup>2</sup>C, refer to the MAX14937.

Devices are available with data rates from DC up to 1Mbps, 25Mbps, or 150Mbps. Each device is also available in either a default high or default low configuration. The default is the state an output goes to when its input is unpowered. See the <u>Ordering Information/Selector Guide</u> for the suffixes associated with each option.

Independent 1.71V to 5.5V supplies on each side of the isolator also make the devices suitable for use as level translators.

The MAX14934–MAX14936 are available in a 16-pin wide body (10.3mm x 7.5mm) SOIC package. All devices are rated for operation at ambient temperatures of -40°C to +125°C.

<u>Ordering Information/Selector Guide</u> appears at end of data sheet.

#### **Benefits and Features**

- Robust Galvanic Isolation of Digital Signals
  - Withstands 5kV<sub>RMS</sub> for 60s (V<sub>ISO</sub>)
  - Continuously Withstands 848V<sub>RMS</sub> (V<sub>IOWM</sub>)
  - 1200V<sub>P</sub> Repetitive Peak Voltage (V<sub>IORM</sub>)
  - Withstands ±10kV Surge per IEC 61000-4-5
- Interfaces Directly with Most Micros and FPGAs
  - · Accepts 1.71V to 5.5V Supplies
- Many Options Support Broad Applications
  - 3 Data Rates (1Mbps, 25Mbps, 150Mbps)
  - · 3 Channel Direction Configuration
  - 2 Output Default States (High or Low)
- Low Power Consumption at High Data Rates At 1.8V:
  - · 2.5mA per Channel Typical at 1Mbps
  - 5.25mA per Channel Typical at 100Mbps At 3.3V:
  - · 2.6mA per Channel Typical at 1Mbps
  - 7.1mA per Channel Typical at 100Mbps

## **Safety Regulatory Approvals**


(see Safety Regulatory Approvals)

- UL According to UL1577
- cUL According to CSA Bulletin 5A
- VDE 0884-10

#### **Applications**

- Fieldbus Communications for Industrial Automation
- Isolated SPI, RS-232, RS-485/RS-422
- General Multichannel Isolation Applications
- Battery Management
- Medical Systems

## **Functional Diagram**





## **Absolute Maximum Ratings**

V <sub>DDA</sub> to GNDA, V <sub>DDB</sub> to GNDB0.3V to +6V	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
INA_, ENA to GNDA0.3V to +6V	Wide SOIC (derate 14.1mW/°C above +70°C) 1126.8mW
INB_, ENB to GNDB0.3V to +6V	Operating Temperature Range40°C to +125°C
OUTA_ to GNDA0.3V to (V <sub>DDA</sub> + 0.3V)	Maximum Junction Temperature+150°C
OUTB_ to GNDB0.3V to (V <sub>DDB</sub> + 0.3V)	Storage Temperature Range65°C to +150°C
Short-Circuit Duration	Lead Temperature (soldering, 10s)+300°C
(OUTA_ to GNDA, OUTB_ to GNDB)Continuous	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Thermal Characteristics (Note 1)**

Wide SOIC

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )......71°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )......23°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

### **DC Electrical Characteristics**

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_L = 15pF, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, unless otherwise noted.}$ Typical values are at  $V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25^{\circ}C, unless otherwise noted.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Operating Supply Voltage	$V_{DDA}$	Relative to GNDA	1.71		5.5	V
Operating Supply Voltage	$V_{DDB}$	Relative to GNDB	1.71		5.5	V
Undervoltage Lockout Threshold	$V_{UVLO}$	V <sub>DD</sub> _ rising	1.45	1.58	1.71	V
Undervoltage Lockout Threshold Hysteresis	V <sub>UVLO</sub> _ HYST			50		mV

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 2)

PARAMETER	SYMBOL	со	NDITIONS	MIN	TYP	MAX	UNITS
			V <sub>DDA</sub> = 5V		1.2	1.9	
		500kHz	V <sub>DDA</sub> = 3.3V		1.2	1.9	
		square wave	V <sub>DDA</sub> = 2.5V		1.2	1.9	
			V <sub>DDA</sub> = 1.8V		1.1	1.9	
			V <sub>DDA</sub> = 5V		2.1	2.7	
	ļ	12.5MHz	V <sub>DDA</sub> = 3.3V		2	2.7	
	I <sub>DDA</sub>	square wave (Note 3)	V <sub>DDA</sub> = 2.5V		2	2.7	
		( )	V <sub>DDA</sub> = 1.8V		2	2.6	
			V <sub>DDA</sub> = 5V		5	6.6	
		50MHz square wave (Note 3)	V <sub>DDA</sub> = 3.3V		4.6	6.1	mA
			V <sub>DDA</sub> = 2.5V		4.5	6.0	
Cupply Current (MAV14024 )			V <sub>DDA</sub> = 1.8V		4.5	6.0	
Supply Current (MAX14934_)		500kHz square wave	V <sub>DDB</sub> = 5V		8.1	11.2	
			$V_{DDB} = 3.3V$		7.9	11.1	
			V <sub>DDB</sub> = 2.5V		7.9	11.0	
			V <sub>DDB</sub> = 1.8V		7.7	10.8	
			V <sub>DDB</sub> = 5V		12.8	15.9	
	1 .	12.5MHz	V <sub>DDB</sub> = 3.3V		11.1	14.2	
	I <sub>DDB</sub>	square wave (Note 3)	V <sub>DDB</sub> = 2.5V		10.2	13.4	
		(	V <sub>DDB</sub> = 1.8V		9.4	12.4	-
			V <sub>DDB</sub> = 5V		27.2	35.4	
		50MHz	V <sub>DDB</sub> = 3.3V		21.7	27.8	
		square wave (Note 3)	V <sub>DDB</sub> = 2.5V		17.6	23.0	
		,,	V <sub>DDB</sub> = 1.8V		14.4	18.9	

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 2)

PARAMETER	SYMBOL	со	NDITIONS	MIN	TYP	MAX	UNITS
			V <sub>DDA</sub> = 5V		3.4	5.3	
		500kHz	V <sub>DDA</sub> = 3.3V		3.3	5.3	
		square wave	V <sub>DDA</sub> = 2.5V		3.3	5.3	
			V <sub>DDA</sub> = 1.8V		3.2	5.1	
			V <sub>DDA</sub> = 5V		5.6	7.1	
	1	12.5MHz	V <sub>DDA</sub> = 3.3V		5	6.6	
	I <sub>DDA</sub>	square wave (Note 3)	V <sub>DDA</sub> = 2.5V		4.7	6.4	
		( )	V <sub>DDA</sub> = 1.8V		4.5	6.1	
			V <sub>DDA</sub> = 5V		12.4	16.0	
		50MHz square wave (Note 3)	V <sub>DDA</sub> = 3.3V		10.1	13.0	- mA
			V <sub>DDA</sub> = 2.5V		9.1	11.6	
Supply Current (MAX14935_)			V <sub>DDA</sub> = 1.8V		8.2	10.4	
Supply Current (MAX 14935_)		500kHz square wave	V <sub>DDB</sub> = 5V		6.5	9.2	
			V <sub>DDB</sub> = 3.3V		6.4	9.1	
			V <sub>DDB</sub> = 2.5V		6.3	9.1	
			V <sub>DDB</sub> = 1.8V		6.2	8.9	
			V <sub>DDB</sub> = 5V		10.3	12.8	
		12.5MHz	V <sub>DDB</sub> = 3.3V		8.9	11.6	1
	I <sub>DDB</sub>	square wave (Note 3)	V <sub>DDB</sub> = 2.5V		8.2	11.0	
		(11010-0)	V <sub>DDB</sub> = 1.8V		7.6	10.3	-
			V <sub>DDB</sub> = 5V		22.7	29.1	
		50MHz	V <sub>DDB</sub> = 3.3V		17.7	23.0	
		square wave (Note 3)	V <sub>DDB</sub> = 2.5V		14.7	19.4	
		( 232 2)	V <sub>DDB</sub> = 1.8V		11.9	15.9	

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 2)

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
			V <sub>DDA</sub> = 5V		5.2	7.2	
		500kHz	V <sub>DDA</sub> = 3.3V		5.2	7.2	
		square wave	V <sub>DDA</sub> = 2.5V		5.2	7.2	
			V <sub>DDA</sub> = 1.8V		5	7.0	
			V <sub>DDA</sub> = 5V		8.2	10.0	
	l	12.5MHz square wave	V <sub>DDA</sub> = 3.3V		7.2	9.1	
	I <sub>DDA</sub>	(Note 3)	V <sub>DDA</sub> = 2.5V		6.7	8.7	
		,	V <sub>DDA</sub> = 1.8V		6.3	8.2	
			V <sub>DDA</sub> = 5V		18	23.3	
		50MHz square wave (Note 3)	V <sub>DDA</sub> = 3.3V		14.2	18.4	mA
			V <sub>DDA</sub> = 2.5V		12.3	16.1	
Supply Current (MAX14936_)			V <sub>DDA</sub> = 1.8V		10.5	13.6	
Supply Current (MAX 14930_)		500kHz square wave	V <sub>DDB</sub> = 5V		5.2	7.2	
			V <sub>DDB</sub> = 3.3V		5.2	7.2	
			V <sub>DDB</sub> = 2.5V		5.2	7.2	
			V <sub>DDB</sub> = 1.8V		5	7.0	
			V <sub>DDB</sub> = 5V		8.2	10.0	
		12.5MHz	V <sub>DDB</sub> = 3.3V		7.2	9.1	1
	I <sub>DDB</sub>	square wave (Note 3)	V <sub>DDB</sub> = 2.5V		6.7	8.7	
		(**************************************	V <sub>DDB</sub> = 1.8V		6.3	8.2	
			V <sub>DDB</sub> = 5V		18	23.3	
		50MHz	V <sub>DDB</sub> = 3.3V		14.2	18.4	
		square wave (Note 3)	V <sub>DDB</sub> = 2.5V		12.3	16.1	
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V <sub>DDB</sub> = 1.8V		10.5	13.6	

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 2)

PARAMETER	SYMBOL	CON	NDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS AND OUTPUTS		•					
Input High Voltage	V <sub>IH</sub>	ENA, INA_ relative	ENA, INA_ relative to GNDA				V
Imput riigii voitage	VIH	ENB, INB_ relative	e to GNDB	0.7 x V <sub>DDB</sub>			V
		ENA, INA_	1.71V ≤ V <sub>DDA</sub> ≤ 1.89V			0.6	
Input Low Voltage	V <sub>IL</sub>	relative to GNDA	$2.25V \le V_{DDA} \le 5.5V$			8.0	V
Imput Low Voltage	VIL.	ENB, INB_	1.71V ≤ V <sub>DDB</sub> ≤ 1.89V			0.6	
	r	relative to GNDB	$2.25V \le V_{DDB} \le 5.5V$			8.0	
		V <sub>INA</sub> relative to	MAX1493_A/D		410		
Input Hysteresis	V <sub>HYS</sub>	GNDA or V <sub>INB</sub> relative to	MAX1493_B/E		410		mV
		GNDB	MAX1493_C/F		80		
Input Leakage Current	ΙL	V <sub>INA</sub> = 0 or V <sub>DDA</sub> , V <sub>INB</sub> = 0 or V <sub>DDB</sub>		-1		+1	μA
Input Capacitance	C <sub>IN</sub>	INA_, INB_, f = 1N	ИНz		2		pF
EN_ Pullup Current	I <sub>PU</sub>			-4	-2.3	-1	μA
Outout Voltage High	V	V <sub>OUTA</sub> relative to GNDA, I <sub>OUTA</sub> = -4mA (Note 4)		V <sub>DDA</sub> - 0.4			Ī
Output Voltage High	V <sub>OH</sub>	V <sub>OUTB</sub> relative to I <sub>OUTB</sub> = -4mA (N		V <sub>DDB</sub> - 0.4			V
Output Voltage Levy	V	V <sub>OUTA</sub> relative to GNDA, I <sub>OUTA</sub> = 4mA (Note 4)				0.4	V
Output Voltage Low	V <sub>OL</sub>	V <sub>OUTB</sub> relative to GNDB, l <sub>OUTB</sub> = 4mA (Note 4)				0.4	v

# **Dynamic Electrical Characteristics (MAX1493\_A/D)**

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} (Notes 2, 3)$ 

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
INPUT AND OUTPUT CHANNE	LS						
Common-Mode Transient Immunity	CMTI	IN = GND_ c	or V <sub>DD</sub> _(Note 5)		25		kV/µs
Maximum Data Rate	DR <sub>MAX</sub>			1			Mbps
Minimum Pulse Width	PW <sub>MIN</sub>	INA_ to OUTB_	, INB_ to OUTA_			1	μs
Glitch Rejection		INA_ to OUTB_	, INB_ to OUTA_		32		ns
		INA_ to	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		38.2	54.1	
	<b>+</b>	OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		38.7	54.6	
	t <sub>PLH</sub>	INB_ to OUTA ,	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		39.7	55.6	
Propagation Dolay (Figure 1)		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		42.9	58.4	no
Propagation Delay (Figure 1)		INA_ to	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		38.6	55.3	ns
	<b>+</b>	OUTB_, INB_ to	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		38.9	55.6	
	t <sub>PHL</sub>	OUTA_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		39.8	56.1	
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		42.3	60.2	1
		Itour-tour	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		0.4	4.5	ns
Pulse-Width Distortion	PWD		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		0.2	4.3	
	PWD	tplh - tphl	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		0.1	3.9	
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		0.6	4.7	
		$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$				26.6	
	t	3.0V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 3.6V			26.6	
	tsplh	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V				26.6	
Propagation Delay Skew		1.71V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 1.89V			1 32 38.2 54.1 38.7 54.6 39.7 55.6 42.9 58.4 38.6 55.3 38.9 55.6 39.8 56.1 42.3 60.2 0.4 4.5 0.2 4.3 0.1 3.9 0.6 4.7 26.6 26.6	ns
Part-to-Part (Same Channel)		4.5V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 5.5V				115
	<b>t</b>	3.0V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 3.6V			27.7	
	tsphl	2.25V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 2.75V			27.6	
		1.71V ≤ V <sub>DDA</sub> ,	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V			29.7	
		4.5V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 5.5V			6.7	
	<b>+</b>	3.0V ≤ V <sub>DDA</sub> , V	' <sub>DDB</sub> ≤ 3.6V			6.7	
	tscslh	2.25V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 2.75V			6.7	
Propagation Delay Skew Channel-to-Channel (Same		1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V				6.7	no
Direction)		4.5V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 5.5V			6.7	- ns
,	tagari	3.0V ≤ V <sub>DDA</sub> , V	′ <sub>DDB</sub> ≤ 3.6V			6.7	
	tscshl	2.25V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 2.75V			6.7	
		1.71V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 1.89V			6.7	

# **Dynamic Electrical Characteristics (MAX1493\_A/D) (Continued)**

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} (Notes 2, 3)$ 

PARAMETER	SYMBOL	(	CONDITIONS	MIN	TYP	MAX	UNITS
		4.5V ≤ V <sub>DDA</sub> , V <sub>[</sub>	<sub>DDB</sub> ≤ 5.5V			26.6	
		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$				26.6	
	tscolh	2.25V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 2.75V			26.6	
Propagation Delay Skew		1.71V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 1.89V			26.9	
Channel-to-Channel (Opposing Direction)		4.5V ≤ V <sub>DDA</sub> , V <sub>E</sub>	<sub>DDB</sub> ≤ 5.5V			27.9	ns
,	<b>+</b>	$3.0V \le V_{DDA}, V_{[}$	<sub>DDB</sub> ≤ 3.6V			27.7	
	tscohl	2.25V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 2.75V			27.6	
		1.71V ≤ V <sub>DDA</sub> , \	/ <sub>DDB</sub> ≤ 1.89V			29.7	
		OUTA /	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		2		
Rise Time (Figure 1)	t <sub>R</sub>	OUTB_,	3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V		2		- ns
		10% to 90%,	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		2		
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		2		
	_	OUTA_/ OUTB_, 90% to 10%,	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		2		ns
Fall Time (Figure 1)			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V		2		
Fall Time (Figure 1)	t <sub>F</sub>		2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		2		
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		2		
			4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V			5.1	
Enable to Data Valid	<b>+</b>	ENA to OUTA_, ENB to OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			5.5	ns
Enable to Data Valid	t <sub>EN</sub>	$C_{l} = 15pF$	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V			6.7	115
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V			16.3	
			4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V			2.7	
Enable to Three-State	<b>+</b> .	ENA to OUTA_, ENB to OUTB_, - C <sub>I</sub> = 15pF	3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V			4.4	1
Lilable to Tillee-State	t <sub>TRI</sub>		$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$			7.0	ns
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V			11.7	

# **Dynamic Electrical Characteristics (MAX1493\_B/E)**

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$  (Notes 2, 3)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
INPUT AND OUTPUT CHANNE	LS						
Common-Mode Transient Immunity	CMTI	IN = GND_	or V <sub>DD</sub> (Note 5)		25		kV/μs
Maximum Data Rate	DR <sub>MAX</sub>			25			Mbps
Minimum Pulse Width	PW <sub>MIN</sub>	INA_ to OUTE	B_, INB_ to OUTA_			40	ns
Glitch Rejection		INA_ to OUTE	B_, INB_ to OUTA_		15		ns
		INA_ to	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		20.9	27.5	
	4	OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		21.4	28.7	
	t <sub>PLH</sub>	INB_ to OUTA_,	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		22.4	31.2	
Decreation Delay (Figure 4)		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		25.7	36.9	
Propagation Delay (Figure 1)		INA_ to	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		21.1	28.8	ns
		OUTB_,	3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V		21.5	29.8	
	t <sub>PHL</sub>	INB_ to OUTA_,	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		22.3	31.9	
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		24.9	37.4	1
		lt <sub>PLH</sub> - t <sub>PHL</sub> l	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		0.2	2.6	ns
Pulse-Width Distortion			3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V		0.1	2.6	
	PWD		2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		0.1	2.4	
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		0.7	3.2	
		4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V			,	11.7	
		3.0V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 3.6V				11.5	
	t <sub>SPLH</sub>	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V				11.3	
Propagation Delay Skew			, V <sub>DDB</sub> ≤ 1.89V			13.6	
Part-to-Part (Same Channel)		4.5V ≤ V <sub>DDA</sub> ,				9.8	ns
		3.0V ≤ V <sub>DDA</sub> ,				9.8	
	tSPHL					11.1	
			$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$ $1.71V \le V_{DDA}, V_{DDB} \le 1.89V$			14.4	
		4.5V ≤ V <sub>DDA</sub> ,				3	
		3.0V ≤ V <sub>DDA</sub> ,				3	
	t <sub>SCSLH</sub>					3	
Propagation Delay Skew			$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$ $1.71V \le V_{DDA}, V_{DDB} \le 1.89V$			3	
Channel-to-Channel		4.5V ≤ V <sub>DDA</sub> ,				3	ns
(Same Direction)						3	
	tscshl		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$ $2.25V \le V_{DDA}, V_{DDB} \le 2.75V$			3	-
			, V <sub>DDB</sub> ≤ 2.73V , V <sub>DDB</sub> ≤ 1.89V			3	-
		1.1 I V = VDDA	", ∧DDR ¬ 1.09∧			3	

# **Dynamic Electrical Characteristics (MAX1493\_B/E) (Continued)**

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} (Notes 2, 3)$ 

PARAMETER	SYMBOL	(	CONDITIONS	MIN	TYP	MAX	UNITS
		4.5V ≤ V <sub>DDA</sub> , V <sub>E</sub>	<sub>DDB</sub> ≤ 5.5V			11.7	
		3.0V ≤ V <sub>DDA</sub> , V <sub>E</sub>	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			11.5	
	tscolh	2.25V ≤ V <sub>DDA</sub> , V	/ <sub>DDB</sub> ≤ 2.75V			11.3	
Propagation Delay Skew		1.71V ≤ V <sub>DDA</sub> , V	/ <sub>DDB</sub> ≤ 1.89V			13.6	
Channel to Channel (Opposing Direction)		4.5V ≤ V <sub>DDA</sub> , V <sub>E</sub>	<sub>DDB</sub> ≤ 5.5V			9.8	ns
	4	3.0V ≤ V <sub>DDA</sub> , V <sub>E</sub>	<sub>DDB</sub> ≤ 3.6V			9.8	
	tscohl	2.25V ≤ V <sub>DDA</sub> , V	/ <sub>DDB</sub> ≤ 2.75V			11.1	
		1.71V ≤ V <sub>DDA</sub> , V	/ <sub>DDB</sub> ≤ 1.89V			14.4	
		OUTA /	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		2		
Rise Time (Figure 1)	t <sub>R</sub>	OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		ns
		10% to 90%, C <sub>L</sub> = 15pF	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		2		
			1.71V≤V <sub>DDA</sub> , V <sub>DDB</sub> ≤1.89V		2		
		OUTA_/ OUTB_, 90% to 10%,	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		2		ns
Fall Time (Figure 1)			$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		
raii Tiille (Figure 1)	t <sub>F</sub>		2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		2		
		C <sub>L</sub> = 15pF	1.71V≤V <sub>DDA</sub> , V <sub>DDB</sub> ≤1.89V		2		
			4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V			5.1	
Enable to Data Valid	<b>+</b>	ENA to OUTA_, ENB to OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			5.5	ne
Eliable to Data Valid	t <sub>EN</sub>	C <sub>L</sub> = 15pF	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V			6.7	ns
		_	1.71V≤V <sub>DDA</sub> , V <sub>DDB</sub> ≤1.89V			16.3	
			4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V			2.7	
Enable to Three State	t-n	ENA to OUTA_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			4.4	ne
Enable to Three-State	1131	ENB to OUTB , ⊢	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V			7.0	ns
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V			11.7	

# **Dynamic Electrical Characteristics (MAX1493\_C/F)**

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$  (Notes 2, 3)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
INPUT AND OUTPUT CHANNE	LS	1					
Common-Mode Transient Immunity	CMTI	IN = GND_	or V <sub>DD</sub> (Note 5)		25		kV/μs
Maximum Data Rate	DR <sub>MAX</sub>			150			Mbps
Minimum Pulse Width	PW <sub>MIN</sub>	INA_ to OUTE	B_, INB_ to OUTB_			6.67	ns
		INA_ to	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		5.1	7.5	
	<b>4</b>	OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		5.2	8.1	
	t <sub>PLH</sub>	INB_ to OUTA_,	2.25V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 2.75V		5.8	9.7	
Propagation Delay (Figure 1)		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		8.1	14	ne
Propagation Delay (Figure 1)		INA_ to	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		4.9	7.4	ns
		OUTB_, INB_ to	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		5.3	8.3	
	t <sub>PHL</sub>	OUTA_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		5.9	10.2	
		C <sub>L</sub> = 15pF	$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$		8.2	14.9	
			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		0.2	1	ns
Pulco Width Distortion	PWD	t <sub>PLH</sub> - t <sub>PHL</sub>	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		0.1	1	
Pulse-Width Distortion	PWD		$2.25V \le V_{\text{DDA}}, V_{\text{DDB}} \le 2.75V$		0.1	1	
			$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$		0.1	1	
		$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$				3.0	
	t	$3.0V \le V_{DDA}$			3.3		
	tsplh	2.25V ≤ V <sub>DD</sub> A			4.3		
Propagation Delay Skew Part-		1.71V ≤ V <sub>DDA</sub>	<sub>A</sub> , V <sub>DDB</sub> ≤ 1.89V			7.1	ns
to-Part (Same Channel)		4.5V ≤ V <sub>DDA</sub> ,	V <sub>DDB</sub> ≤ 5.5V			2.8	113
	topuu	$3.0V \le V_{DDA}$	V <sub>DDB</sub> ≤ 3.6V			3.4	
	tsphl	2.25V ≤ V <sub>DDA</sub>	<sub>A</sub> , V <sub>DDB</sub> ≤ 2.75V			4.6	
		1.71V ≤ V <sub>DDA</sub>	<sub>A</sub> , V <sub>DDB</sub> ≤ 1.89V			7.9	
		$4.5V \le V_{DDA}$	V <sub>DDB</sub> ≤ 5.5V			0.9	
	topour	$3.0V \le V_{DDA}$	V <sub>DDB</sub> ≤ 3.6V			1.2	
	<sup>t</sup> SCSLH	2.25V ≤ V <sub>DDA</sub>	<sub>A</sub> , V <sub>DDB</sub> ≤ 2.75V			1.4	
Propagation Delay Skew Channel-to-Channel		1.71V ≤ V <sub>DDA</sub>	<sub>A</sub> , V <sub>DDB</sub> ≤ 1.89V			1.6	ns
(Same Direction)		$4.5V \le V_{DDA}$	V <sub>DDB</sub> ≤ 5.5V			0.9	
,	topour	$3.0V \le V_{DDA}$	V <sub>DDB</sub> ≤ 3.6V			1.2	
	tSCSHL	2.25V ≤ V <sub>DDA</sub>	<sub>A</sub> , V <sub>DDB</sub> ≤ 2.75V			1.4	
		1.71V ≤ V <sub>DD</sub> A	<sub>4</sub> , V <sub>DDB</sub> ≤ 1.89V			1.6	

# **Dynamic Electrical Characteristics (MAX1493\_C/F) (continued)**

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$  (Notes 2, 3)

PARAMETER	SYMBOL	(	CONDITIONS	MIN	TYP	MAX	UNITS
		4.5V ≤ V <sub>DDA</sub> , V <sub>D</sub>	<sub>DDB</sub> ≤ 5.5V			3	
		3.0V ≤ V <sub>DDA</sub> , V <sub>D</sub>	<sub>DDB</sub> ≤ 3.6V			3.3	
	tscolh	2.25V ≤ V <sub>DDA</sub> , V			4.3		
Propagation Delay Skew		1.71V ≤ V <sub>DDA</sub> , V	<sub>DDB</sub> ≤ 1.89V			7.1	ne
Channel-to-Channel (Opposing Direction)		4.5V ≤ V <sub>DDA</sub> , V <sub>D</sub>	<sub>DDB</sub> ≤ 5.5V			2.8	ns
,	<b>+</b>	$3.0V \le V_{DDA}, V_{DDA}$	<sub>DDB</sub> ≤ 3.6V			3.4	
	tscohl	2.25V ≤ V <sub>DDA</sub> , V	' <sub>DDB</sub> ≤ 2.75V			4.6	
		1.71V ≤ V <sub>DDA</sub> , V	<sub>'DDB</sub> ≤ 1.89V			7.9	
		OUTA /	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		2		
Dica Tima (Figure 1)		OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		no
Rise Time (Figure 1)	t <sub>R</sub>	10% to 90%,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		2		ns
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		2		
		OUTA_/ OUTB_, 90% to 10%, C <sub>L</sub> = 15pF	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V		2		ns
Fall Time (Figure 1)	t <sub>F</sub>		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		
Fall Tillie (Figure 1)			$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		2		
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V		2		
		ENA to OUTA_, ENB to OUTB_,	4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V			5.1	- ns
Enable to Data Valid	t		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			5.5	
Litable to Data Valid	t <sub>EN</sub>	$C_l = 15pF$	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$			6.7	
			1.71V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V			16.3	
			4.5V ≤ V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 5.5V			2.7	
Enable to Three-State	<b>+</b> .	ENA to OUTA_, ENB to OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			4.4	ns
Enable to Three-State	t <sub>TRI</sub>	$C_{I} = 15pF$	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$			7.0	115
			V <sub>DDA</sub> , V <sub>DDB</sub> ≤ 1.89V			11.7	
		$V_{DDA}, V_{DDB} = 5.0V$					
Peak Eye Diagram Jitter	T	$V_{DDA}, V_{DDB} = 3$	.3V		130		ps
Feak Lye Diagram Jiller	T <sub>JIT(PK)</sub>	$V_{DDA}, V_{DDB} = 2$	.5V		140		
		$V_{DDA}$ , $V_{DDB} = 1$	.8V		160		

#### **ESD Protection**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ESD		Human Body Model, All Pins		±4		kV

- Note 2: All devices are 100% production tested at  $T_A = +125^{\circ}C$ . Specifications over temperature are guaranteed by design.
- Note 3: Not production tested. Guaranteed by design.
- Note 4: All currents into the device are positive. All currents out of the device are negative.
- Note 5: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB (V<sub>CM</sub> = 1000V).

## Safety Regulatory Approvals

#### UL

The MAX14934-MAX14936 are certified under UL1577. For more details, refer to File E351759.

Rated up to 5000V<sub>RMS</sub> isolation voltage for single protection.

#### cUL (Equivalent to CSA notice 5A)

The MAX14934/MAX14936 are certified up to 5000V<sub>RMS</sub> for single protection. For more details, refer to File 351759.

#### **VDE**

The MAX14934–MAX14936 is certified to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12. For details, see file ref. 5015017-4880-0001/217630/EC22/SCT. Basic Insulation, Maximum Transient Isolation Voltage 8400V<sub>PK</sub>, Maximum Working Voltage 848V<sub>RMS</sub>

## **IEC Insulation Testing**

#### TUV

The MAX14934/MAX14936 are tested under TUV.

IEC60950-1: Up to 1200VP (848V<sub>RMS</sub>) working voltage for basic insulation.

IEC61010-1 (ed. 3): Up to 848V<sub>RMS</sub> working voltage for basic insulation. For details, see Technical Report number 095-72100581-100.

IEC60601-1 (ed. 3): For details see Technical Report number 095-72100581-200.

Basic insulation 1 MOOP, 1200VPK (848VRMS)

Withstand isolation voltage for 60s (Viso) 5000V<sub>RMS</sub>

### **Insulation Characteristics**

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V <sub>PR</sub>	Method B1 = V <sub>IORM</sub> x 1.875 (t = 1s, partial discharge < 5pC)	2250	V <sub>P</sub>
Maximum Repetitive Peak Isolation Voltage	V <sub>IORM</sub>		1200	V <sub>P</sub>
Maximum Working Isolation Voltage	V <sub>IOWM</sub>		848	$V_{RMS}$
Maximum Transient Isolation Voltage	V <sub>IOTM</sub>	t = 1s	8400	V <sub>P</sub>
Maximum Withstand Isolation Voltage	V <sub>ISO</sub>	f <sub>SW</sub> = 60Hz, duration = 60s	5000	V <sub>RMS</sub>
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>	Basic insulation 1.2/50µs pulse	10	kV
Insulation Resistance	R <sub>S</sub>	T <sub>A</sub> = +150°C V <sub>IO</sub> = 500V	> 1012	Ω
Barrier Capacitance Input to Output (Note 6)	CIO	f <sub>SW</sub> = 1MHz	2	pF
Minimum Creepage Distance	CPG	Wide SOIC	8	mm
Minimum Clearance Distance	CLR	Wide SOIC	8	mm
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Resistance Index	CTI	Material Group II (IEC 60112)	575	
Climatic Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

Note 6. Capacitance is measured with all pins on side A and side B tied together.







Figure 1. Test Circuit (A) and Timing Diagram (B)


## **Typical Operating Characteristics**


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25$ °C, unless otherwise noted.)

























# **Pin Configurations**




# **Pin Description**

PIN		NAME	FUNCTION	VOLTAGE		
MAX14934	MAX14935	MAX14936	NAIVIE	FUNCTION	RELATIVE TO	
1	1	1	$V_{DDA}$	V <sub>DDA</sub> Power Supply. Bypass V <sub>DDA</sub> with a 0.1μF ceramic capacitor as close as possible to the pin.		
2, 8	2, 8	2, 8	GNDA	Ground Reference for Side A	_	
3	3	3	INA1	Logic Input 1 on Side A. INA1 corresponds to OUTB1.	GNDA	
4	4	4	INA2	Logic Input 2 on Side A. INA2 corresponds to OUTB2.	GNDA	
5	5	_	INA3	Logic Input 3 on Side A. INA3 corresponds to OUTB3.	GNDA	
6	_	_	INA4	Logic Input 4 on Side A. INA4 corresponds to OUTB4.	GNDA	
7	_	_	I.C.	Internally Connected. Leave unconnected or connect to GNDA or $V_{\mbox{\scriptsize DDA}}$ .	_	
_	6	5	OUTA1	Logic Output 1 on Side A	GNDA	
_	_	6	OUTA2	OUTA2 Logic Output 2 on Side A		
_	7	7	ENA	ENA Active-High Enable for Side A. ENA has an internal 2μA pullup to V <sub>DDA</sub> .		
9, 15	9, 15	9, 15	GNDB	Ground Reference for Side B	_	
10	10	10	ENB	Active-High Enable for Side B. ENB has an internal $2\mu A$ pullup to $V_{DDB}$ .	GNDB	
11	_	_	OUTB4	Logic Output 4 on Side B	GNDB	
_	11	12	INB1	Logic Input 1 on Side B. INB1 corresponds to OUTA1.	GNDB	
_	_	11	INB2	Logic Input 2 on Side B. INB2 corresponds to OUTA2.	GNDB	
12	12	_	OUTB3	Logic Output 3 on Side B	GNDB	
13	13	13	OUTB2	Logic Output 2 on Side B	GNDB	
14	14	14	OUTB1	Logic Output 1 on Side B	GNDB	
16	16	16	$V_{DDB}$	Power Supply. Bypass V <sub>DDB</sub> with a 0.1µF ceramic capacitor as close as possible to the pin.	GNDB	

# **Typical Operating Circuit**



# **Typical Operating Circuit (continued)**



### **Detailed Description**

The MAX14934–MAX14936 are a family of four-channel digital isolators. The MAX14934–MAX14936 family transfers digital signals between circuits with different power domains. The devices are rated for 5kV<sub>RMS</sub> isolation voltage for 60 seconds. This family of digital isolators offers low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Maxim's proprietary process technology. The devices isolate different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry.

The MAX14934–MAX14936 family offers three unidirectional channel configurations for design convenience. The MAX14934 features four channels transferring digital signals in one direction for applications such as isolated digital I/O. The MAX14935 has three channels transmitting data in one direction and one channel transmitting in the opposite direction, making it ideal for applications such as isolated SPI and RS-485 communication. The MAX14936 provides further design flexibility with two channels in each direction for isolated RS-232 or other applications.

Devices are available with data rates from DC up to 1Mbps (A/D versions), 25Mbps (B/E versions), or 150Mbps (C/F versions). Each device can also be ordered with default-high or default-low outputs. This is the state an output will go to when the input side of the device is unpowered.

The devices have two supply inputs,  $V_{DDA}$  and  $V_{DDB}$ , that independently set the logic levels on either side of the device.  $V_{DDA}$  and  $V_{DDB}$  are referenced to GNDA and GNDB, respectively. The MAX14934–MAX14936 family also features a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

#### **Digital Isolation**

The MAX14934–MAX14936 family provides galvanic isolation for digital signals that are transmitted between two ground domains. Up to 1200V<sub>PEAK</sub> of continuous isolation is supported, as well as transient differences of up to 5kV<sub>RMS</sub> for up to 60 seconds.

#### **Level Shifting**

The wide supply voltage range of both  $V_{DDA}$  and  $V_{DDB}$  allows the MAX14934–MAX14936 family to be used for level translation in addition to isolation.  $V_{DDA}$  and  $V_{DDB}$  can be independently set to any voltage from 1.71V to 5.5V. The supply voltage sets the logic level on the corresponding side of the isolator.

#### **Unidirectional Channels**

Each channel of the MAX14934–MAX14936 is unidirectional; it only passes data in one direction, as indicated in the functional diagram. Each device features four unidirectional channels that operate independently with guaranteed data rates from DC up to 1Mbps (A/D versions), 25Mbps (B/E versions), or 150Mbps (C/F versions). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

#### Startup and Undervoltage Lockout

The V<sub>DDA</sub> and V<sub>DDB</sub> supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage condition is detected on either supply, all outputs go to their default states regardless of the status of the inputs (<u>Table 1</u>). <u>Figure 2</u> through <u>Figure 5</u> show the behavior of the outputs during power-up and power-down.

## **Applications Information**

## **Power-Supply Sequencing**


The MAX14934–MAX14936 do not require special power-supply sequencing. The logic levels are set independently on either side by  $V_{DDA}$  and  $V_{DDB}$ . Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

#### **Power-Supply Decoupling**

To reduce ripple and the chance of introducing data errors, bypass  $V_{DDA}$  and  $V_{DDB}$  with 0.1 $\mu$ F ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power-supply input pins as possible.

		_				
V <sub>IN</sub>	V <sub>DDA</sub>	V <sub>DDB</sub>	ENA	ENB	V <sub>OUTA</sub>	V <sub>OUTB</sub>
	Dawarad	Powered	1	1	1	1
ı	Powered		0	0	Hi-Z	Hi-Z
0		Danisa	1	1	0	0
0 Pow	Powered	Powered	0	0	Hi-Z	Hi-Z
X Undervoltage	l la demisite de	Dannarad	1	1	Default	Default
	Undervoltage	Powered	0	0	Hi-Z	Hi-Z
.,	Davisanad	Undervoltage	1	1	Default	Default
Х	Powered		0	0	Hi_7	Hi_7

**Table 1. Output Behavior During Undervoltage Conditions** 




MAX1493\_A/B/C
INPUT SET TO LOW


VDDA

VDDB
OUTA\_
200µs/div

Figure 2. Undervoltage Lockout Behavior (MAX1493\_A/BC High)

Figure 3. Undervoltage Lockout Behavior (MAX1493\_A/BC Low)








Figure 5. Undervoltage Lockout Behavior (MAX1493\_D/E/F Low)

# **Ordering Information/Selector Guide**

PART	CHANNEL CONFIGURATION	DATA RATE (Mbps)	ОИТРИТ	TEMP RANGE (°C)	PIN-PACKAGE
MAX14934AAWE+	4/0	1	Default high	-40 to +125	16 wide SOIC
MAX14934BAWE+	4/0	25	Default high	-40 to +125	16 wide SOIC
MAX14934CAWE+	4/0	150	Default high	-40 to +125	16 wide SOIC
MAX14934DAWE+	4/0	1	Default low	-40 to +125	16 wide SOIC
MAX14934EAWE+	4/0	25	Default low	-40 to +125	16 wide SOIC
MAX14934FAWE+	4/0	150	Default low	-40 to +125	16 wide SOIC
MAX14935AAWE+	3/1	1	Default high	-40 to +125	16 wide SOIC
MAX14935BAWE+	3/1	25	Default high	-40 to +125	16 wide SOIC
MAX14935CAWE+	3/1	150	Default high	-40 to +125	16 wide SOIC
MAX14935DAWE+	3/1	1	Default low	-40 to +125	16 wide SOIC
MAX14935EAWE+	3/1	25	Default low	-40 to +125	16 wide SOIC
MAX14935FAWE+	3/1	150	Default low	-40 to +125	16 wide SOIC
MAX14936AAWE+	2/2	1	Default high	-40 to +125	16 wide SOIC
MAX14936BAWE+	2/2	25	Default high	-40 to +125	16 wide SOIC
MAX14936CAWE+	2/2	150	Default high	-40 to +125	16 wide SOIC
MAX14936DAWE+	2/2	1	Default low	-40 to +125	16 wide SOIC
MAX14936EAWE+	2/2	25	Default low	-40 to +125	16 wide SOIC
MAX14936FAWE+	2/2	150	Default low	-40 to +125	16 wide SOIC

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

# MAX14934-MAX14936

# Four-Channel, 5kV<sub>RMS</sub> Digital Isolators

# **Chip Information**

PROCESS: BICMOS

# **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

	PACKAGE	PACKAGE	OUTLINE	LAND
	TYPE	CODE	NO.	PATTERN NO.
ſ	16 Wide SOIC	W16M+8	21-0042	90-0107

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED	
0	9/14	Initial release		
1	12/14	Removed future product notation from MAX14935DAWE+ in <i>Ordering Information</i> table, changed "basic insulation" to "single protection" in <i>Safety Regulatory Approvals</i> table, and updated third bullet of <i>Many Options Support Broad Applications</i> in <i>Features and Benefits</i> section.		
2	3/15 Changed future product status for: MAX14934DAWE+, MAX14936AAWE+, MAX14936BAWE+, MAX14936DAWE+, MAX14936EAWE+, and MAX14936FAWE+.		22	
3	7/15	Updated Benefits and Features section, Safety Regulatory Approvals, Insulation Characteristics tables, and Pin Configuration tables.		
4	Fixed typos, updated Safety Regulatory Approvals, and updated Ordering Information/Selection Guide.		1, 13, 14, 21	
5	5/16	Updated TUV information and created IEC Insulation Testing table	1, 13	
6	1/17	Updated Figure 1 text and removed VDE pending		

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.