











#### ISO7220A, ISO7220B, ISO7220C, ISO7220M ISO7221A, ISO7221B, ISO7221C, ISO7221M

SLLS7550 -JULY 2006-REVISED APRIL 2017

# ISO722x Dual-Channel Digital Isolators

#### **Features**

- 1, 5, 25, and 150-Mbps Signaling Rate Options
  - Low Channel-to-Channel Output Skew; 1-ns Max
  - Low Pulse-Width Distortion (PWD); 1-ns Max
  - Low Jitter Content; 1 ns Typ at 150 Mbps
- 50 kV/μs Typical Transient Immunity
- Operates with 2.8-V (C-Grade), 3.3-V, or 5-V Supplies
- 4-kV ESD Protection
- High Electromagnetic Immunity
- -40°C to +125°C Operating Range
- Typical 28-Year Life at Rated Voltage (see High-Voltage Lifetime of the ISO72x Family of Digital Isolators and Isolation Capacitor Lifetime Projection)
- Safety-Related Certifications
  - VDE Basic Insulation with 4000-V<sub>PK</sub> V<sub>IOTM</sub>, 560  $V_{PK} V_{IORM}$  per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1)
  - 2500 V<sub>RMS</sub> Isolation per UL 1577
  - CSA Approved for Component Acceptance Notice 5A and IEC 60950-1

#### 2 Applications

- Industrial Fieldbus
  - Modbus
  - Profibus™
  - DeviceNet™ Data Buses
- Computer Peripheral Interface
- Servo Control Interface
- **Data Acquisition**

#### 3 Description

The ISO7220x and ISO7221x family devices are dual-channel digital isolators. To facilitate PCB layout, the channels are oriented in the same direction in the ISO7220x and in opposite directions in the ISO7221x. These devices have a logic input and output buffer separated by Tl's silicon-dioxide (SiO<sub>2</sub>) isolation barrier, providing galvanic isolation of up to 4000 V<sub>PK</sub> per VDE. Used in conjunction with isolated power supplies, these devices block high voltage and isolate grounds, as well as prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received every 4 us, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.

The small capacitance and resulting time constant provide fast operation with signaling rates available from 0 Mbps (DC) to 150 Mbps (The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps). The Aoption, B-option, and C-option devices have TTL input thresholds and a noise filter at the input that prevents transient pulses from being passed to the output of the device. The M-option devices have CMOS V<sub>CC</sub>/2 input thresholds and do not have the input noise filter and the additional propagation delay.

The ISO7220x and ISO7221x family of devices require two supply voltages of 2.8 V (C-Grade), 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 2.8-V or 3.3-V supply and all outputs are 4-mA CMOS.


The ISO7220x and ISO7221x family of devices are characterized for operation over the temperature range of -40°C to +125°C.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE BODY SIZE (NO	
ISO7220x	COIC (0)	4.00 2.04
ISO7221x	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



V<sub>CCI</sub> and GNDI are supply and ground connections respectively for the input channels.

V<sub>CCO</sub> and GNDO are supply and ground connections respectively for the output channels.



#### **Table of Contents**

5 Pin Configuration and Functions 6 6 Specifications 6 6.1 Absolute Maximum Ratings 6 6.2 ESD Ratings 6 6.3 Recommended Operating Conditions 7 6.4 Thermal Information 7 6.5 Power Ratings 7 6.6 Insulation Specifications 8 6.7 Safety-Related Certifications 9 6.8 Safety Limiting Values 9 6.9 Electrical Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supply 11 6.11 Electrical Characteristics—5-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 12 6.12 Electrical Characteristics—3.3-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 13 6.13 Electrical Characteristics—2.8-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 13 6.14 Switching Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 13 6.15 Switching Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supply 15 6.16 Switching Characteristics—3.3-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 15 6.16 Switching Characteristics—3.3-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 15 6.16 Switching Characteristics—3.3-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 15 6.16 Switching Characteristics—3.3-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 16 6.17 Switching Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 14 6.18 Switching Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 14 6.19 Switching Characteristics—5-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 16 6.10 Switching Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 17 6.11 Electrical Characteristics—2.8-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 17 6.12 Electrical Characteristics—2.8-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 17 6.13 Electrical Characteristics—2.8-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 18 6.14 Switching Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 19 6.15 Switching Characteristics—5-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 17 6.16 Switching Characteristics—3.3-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 17 6.17 Supplies 18 6.18 Detailed Description 18 6.19 Detailed Description 18 6.10 Detailed Description 18 6.10 Detailed Description 18 6.11 Device And Implementation 19 6.12 Functional Block Diagram 18 6.13 Peature Description 18 6.14 Device Functional Modes 18 6.15 Device Functional Modes 18 6.17 Device Functional Implementation 19 6.19 Power Supply Recommend 19 6.10 Device and Documentation Support 11 6	1 2 3 4	Features       1         Applications       1         Description       1         Revision History       2		Switching Characteristics—3.3-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies	17 2 17
6.1 Absolute Maximum Ratings 6 6.2 ESD Ratings 6 6.3 Recommended Operating Conditions 7 6.4 Thermal Information 7 6.5 Power Ratings 7 6.6 Insulation Specifications 8 6.7 Safety-Related Certifications 9 6.8 Safety Limiting Values 9 6.9 Electrical Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supply 11 6.10 Electrical Characteristics—5-V V <sub>CC1</sub> and 5-V V <sub>CC2</sub> Supply 12 6.12 Electrical Characteristics—3.3-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 13 6.13 Electrical Characteristics—2.8-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 13 6.14 Switching Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies 14 6.15 Switching Characteristics—5-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 15 6.16 Switching Characteristics—3.3-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 15 6.16 Switching Characteristics—3.3-V V <sub>CC1</sub> and 5-V V <sub>CC2</sub> 12.7 Glossary 12.7 Glossary 12.7 Glossary 13 6.16 Switching Characteristics—3.3-V V <sub>CC1</sub> and 5-V V <sub>CC2</sub> 13 6.17 Switching Characteristics—5-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 15 6.18 Switching Characteristics—5-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply 15 6.19 Switching Characteristics—6-5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supply 16 6.10 Electrostatic Discharge Caution 17 6.11 Electrical Characteristics—6-10 V <sub>CC2</sub> Supply 16 6.12 Electrical Characteristics—6-10 V <sub>CC2</sub> Supply 17 6.13 Electrical Characteristics—6-10 V <sub>CC2</sub> Supply 17 6.14 Switching Characteristics—6-10 V <sub>CC2</sub> Supply 17 6.15 Switching Characteristics—6-10 V <sub>CC1</sub> and 5-10 V <sub>CC2</sub> Supply 17 6.16 Switching Characteristics—6-10 V <sub>CC1</sub> and 5-10 V <sub>CC2</sub> Supply 17 6.17 Supplies 18 6.18 Supplies 19 6.19 Electrical Characteristics—6-10 V <sub>CC1</sub> and V <sub>CC2</sub> Supply 17 6.10 Electrical Characteristics—6-10 V <sub>CC1</sub> and V <sub>CC2</sub> Supply 17 6.11 Layout Guidelines 11 6.12 Layout Example 11 6.13 Electrical Characteristics—6-10 V <sub>CC1</sub> and V <sub>CC2</sub> 11 6.14 Switching Characteristics—6-10 V <sub>CC1</sub> and V <sub>CC2</sub> 11 6.15 Switching Characteristics—6-10 V <sub>CC1</sub> and V <sub>CC2</sub> 11 6.16 Switching Characteristics—6-10 V <sub>CC1</sub> and V <sub>CC2</sub> 11 6.17 Supplies 19 6.18 Supplies 10 6.19 Electrical Characteristics—6-10 V <sub>CC1</sub> and V <sub>CC2</sub> 11 6.10 Electrical Characteristics—6-10 V <sub>CC2</sub> 11	5	•			
6.16 Switching Characteristics—3.3-V <sub>CC1</sub> and 5-V V <sub>CC2</sub> 13 Mechanical, Packaging, and Orderable	6	Specifications         6           6.1 Absolute Maximum Ratings         6           6.2 ESD Ratings         6           6.3 Recommended Operating Conditions         7           6.4 Thermal Information         7           6.5 Power Ratings         7           6.6 Insulation Specifications         8           6.7 Safety-Related Certifications         9           6.8 Safety Limiting Values         9           6.9 Electrical Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies         10           6.10 Electrical Characteristics—5-V V <sub>CC1</sub> and 3.3-V V <sub>CC2</sub> Supply         11           6.11 Electrical Characteristics—3.3-V V <sub>CC1</sub> and 5-V V <sub>CC2</sub> Supplies         12           6.12 Electrical Characteristics—3.3-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies         13           6.13 Electrical Characteristics—2.8-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies         13           6.14 Switching Characteristics—5-V V <sub>CC1</sub> and V <sub>CC2</sub> Supplies         14           6.15 Switching Characteristics—5-V V <sub>CC1</sub> and 3.3-V         14	9 10 11	Parameter Measurement Information  Detailed Description  8.1 Overview  8.2 Functional Block Diagram  8.3 Feature Description  8.4 Device Functional Modes  Application and Implementation  9.1 Application Information  9.2 Typical Application  Power Supply Recommendations  Layout  11.1 Layout Guidelines  11.2 Layout Example  Device and Documentation Support  12.1 Documentation Support  12.2 Related Links  12.3 Receiving Notification of Documentation Updates  12.4 Community Resources  12.5 Trademarks  12.6 Electrostatic Discharge Caution	. 21 . 23 . 23 . 24 . 24 . 25 . 25 . 25 . 27 . 27 . 27 . 27 . 27 . 28 . 28 . 28 . 28 . 28 . 28 . 28
		6.16 Switching Characteristics—3.3-V <sub>CC1</sub> and 5-V V <sub>CC2</sub>	13	-	

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision N (September 2015) to Revision O

Page

•	Changed the Dissipation Characteristics table to Power Ratings. Combined the DIN V VDE V 0884-10 (VDE V	
	0884-10):2006-12 Insulation Characteristics table IEC Package Characteristics, and IEC 60664-1 Ratings Table in	
	the Insulation Specifications table. Changed the Regulatory Information table to Safety-Related Certifications	. 7
•	Deleted the maximum surge voltage, 4000 V <sub>PK</sub> for VDE in the Safety-Related Certifications table	. 9
•	Changed the CSA information in the Safety-Related Certifications table	. 9
•	Added the Receiving Notification of Documentation Updates section	28
•	Changed the Electrostatic Discharge Caution section	28

### Changes from Revision M (October 2014) to Revision N

Page

	10):2006-12 throughout the document	1
•	Updated the Simplified Schematic to a higher quality version.	1
•	Changed the max value of the IN and OUT voltage from 6 to V <sub>CC</sub> + 0.5 in the <i>Absolute Maximum Ratings</i> table	6
•	Changed L(I01) MIN value from 4.8 to 4 in the IEC Package Characteristics table.	8
•	Added the JEDEC package dimensions note in the IEC Package Characteristics table	8
	Changed I (IO1) MIN value from 4.8 to 4 in the IEC Package Characteristics table	Q

Changed the VDE Cerification from: DIN EN 60747-5-5 (VDE 0884-5) to: DIN V VDE V 0884-10 (VDE V 0884-





www ti com

www.ti.com SLLS/550 – JULY 2006 – REV	ISED APRIL 2017
Added the DTI parameter to the IEC Package Characteristics table.	8
• Changed the DTI test condition From: IEC 60112 / VDE 0303 Part 1 To: DIN EN 60112 (VDE 0303-11); IEC	
• Added = 150°C to insulation resistance test condition in the DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	
Insulation Characteristics table.	8
• Added table row with input side V <sub>CC</sub> = X to the ISO7220x or ISO7221x Function table	24
Changes from Revision L (January 2012) to Revision M	Page
Changed the title of this data sheet to ISO722x Dual Channel Digital Isolators	1
<ul> <li>Added Pin Configuration and Functions section, Handling Rating table, Dissipation Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section, changed Thermal Information table</li> </ul>	1
Updated the Features section	
Added per VDE to 4000 V <sub>PK</sub> in second sentence of Description	
Updated the Regulatory Information Table	
Added the min and max values to the Storage temperature parameter in the Absolute Maximum Ratings table.	
Changed in ROC table Max col, V <sub>IH</sub> row from VCC to 5.5	
<ul> <li>Changed the L(I01) parameter name to external clearance (CLR) and L(I02) to external creepage (CPG). Als changed the input-to-output test voltage (V<sub>PR</sub>) parameter name to apparent charge (q<sub>pd</sub>)</li> </ul>	60
• Changed the Device Options table, Input Threshold column from ≠ symbol to ~ symbol 6 places	
Changed Isolation Glossary	28
Changes from Revision K (January 2010) to Revision L	Page
• Changed Feature From: Operates with 3.3-V or 5-V Supplies To: Operates with 2.8-V (C-Grade), 3.3-V or 5-	V Supplies . 1
<ul> <li>Changed Feature From: 4000-V<sub>peak</sub> Isolation, 560 V<sub>peak</sub> V<sub>IORM</sub> To: 4000-V<sub>PK</sub> V<sub>IOTM</sub>, 560 V<sub>PK</sub> V<sub>IORM</sub> per IEC 607 (VDE 0884, Rev2)</li> </ul>	
Added device options to V <sub>CC</sub> in the RECOMMENDED OPERATING CONDITIONS table	7
Changed Note: (1) in the RECOMMENDED OPERATING CONDITIONS table	
Changed the CTI MIN value From: ≥175 V To: ≥400 V	8
Updated the Regulatory Information table	9
Changed I <sub>CC1</sub> and I <sub>CC2</sub> test conditions in the 5-V table	
Changed Table Note: (1)	
<ul> <li>Changed I<sub>CC1</sub> and I<sub>CC2</sub> test conditions in the V<sub>CC1</sub> at 5 V, V<sub>CC2</sub> at 3.3 V table</li> </ul>	
Changed Table Note: (1)	

#### Changes from Revision J (May 2009) to Revision K

**Page** 


 Changed the RECOMMENDED OPERATING CONDITIONS so that Note (2) is associated with all device options in the Input pulse width and Signaling rate

• Changed Note (2) From: Typical signaling rate under ideal conditions at 25°C. To: Typical signaling rate and Input

#### ISO7220A, ISO7220B, ISO7220C, ISO7220M ISO7221A, ISO7221B, ISO7221C, ISO7221M



SLLS7550 - JULY 2006-REVISED APRIL 2017 www.ti.com Changes from Revision I (December 2008) to Revision J Page Changes from Revision H (May 2008) to Revision I Page Changes from Revision G (March 2008) to Revision H Added Note (1): to the ELECTRICAL CHARACTERISTICS:  $V_{CC1}$  and  $V_{CC2}$  at 3.3  $V_{CC2}$ . Changes from Revision F (August 2007) to Revision G Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS:  $V_{CC1}$  and  $V_{CC2}$  at 5-V table . 10 Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 5 V, V<sub>CC2</sub> at 3.3 Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 3.3 V, V<sub>CC2</sub> at 5 Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3 V...... 13 Added PROPAGATION DELAY vs FREE-AIR TEMPERATURE, ISO722xB, Propagation Delay vs Free-Air Changes from Revision E (July 2007) to Revision F Changes from Revision D (June 2007) to Revision E Page 







www.ti.com

Changes from Revision C (May 2007) to Revision D	Page
Changed Typical ISO7220x Circuit Hook-Up - Pin 2 (INA) label From: OUTPUT to INPUT	26
Changes from Revision B (May 2007) to Revision C	Page
Added the Signaling rate values to the RECOMMENDED OPERATING CONDITIONS table	7
<ul> <li>Changed the IEC 60664-1 RATINGS TABLE - Specification I-III test conditions From: Rated mains voltage VRMS To: Rated mains voltage ≤300 VRMS. Added a row for the I-II specifications</li> </ul>	
<ul> <li>Added ISO722xM Jitter vs Signaling Rate cross reference to the Peak-to-peak eye-pattern jitter of the S CHARACTERISTICS table</li> </ul>	
Added Time-Dependent Dielectric Breakdown Test Results	26
Changes from Revision A (August 2006) to Revision B	Page
Added the TYPICAL CHARACTERISTIC CURVES to the data sheet.	19
Added the PARAMETER MEASUREMENT INFORMATION to the data sheet	21
Added the APPLICATION INFORMATION section to the data sheet	25
Added the ISOLATION GLOSSARY section to the data sheet	28
Changes from Original (July 2006) to Revision A	Page
Deleted "and CSA Apporved" from the UL 1577 FEATURES bullet	1
Added option A to the AVAILABLE OPTIONS table	24



### 5 Pin Configuration and Functions





#### **Pin Functions**

PIN			1/0	DESCRIPTION		
NAME	ISO7220x	ISO7221x	I/O	DESCRIPTION		
INA	2	7	I	Input, channel A		
INB	3	3	I	Input, channel B		
GND1	4	4	_	Ground connection for V <sub>CC1</sub>		
GND2	5	5	_	Ground connection for V <sub>CC2</sub>		
OUTA	7	2	0	Output, channel A		
OUTB	6	6	0	Output, channel B		
V <sub>CC1</sub>	1	1	_	Power supply, V <sub>CC1</sub>		
V <sub>CC2</sub>	8	8	_	Power supply, V <sub>CC2</sub>		

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage (2), V <sub>CC1</sub> , V <sub>CC2</sub>	-0.5	6	V
$V_{I}$	Voltage at IN, OUT	-0.5	$V_{CC} + 0.5^{(3)}$	V
Io	Output current	-15	15	mA
$T_{J}$	Maximum junction temperature		170	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These ratings are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to network ground pin and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

#### 6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V
		Machine Model, ANSI/ESDS5.2-1996	±200	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
.,	0 1 1 (1) 1 1	ISO722xA, ISO722xB, ISO722xM	3		5.5	V
$V_{CC}$	Supply voltage <sup>(1)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>	ISO722xC	2.8		5.5	V
I <sub>OH</sub>	High-level output current		-4			mA
I <sub>OL</sub>	Low-level output current				4	mA
		ISO722xA	1	0.67		μS
t <sub>ui</sub>	Input pulse width <sup>(2)</sup>	ISO722xB	200	100		
		ISO722xC	40	33		ns
		ISO722xM	6.67	5		
		ISO722xA	0	1500	1000	kbps
4.4	Signaling rate <sup>(2)</sup>	ISO722xB	0	10	5	Mbps
1/t <sub>ui</sub>		ISO722xC	0	30	25	
		ISO722xM	0	200	150	
V <sub>IH</sub>	High-level input voltage	ISO722xA, ISO722xB, ISO722xC	2		5.5	V
$V_{IL}$	Low-level input voltage	ISO722xA, ISO722xB, ISO722xC	0		0.8	V
V <sub>IH</sub>	High-level input voltage	ISO722xM	0.7 V <sub>CC</sub>		V <sub>CC</sub>	V
$V_{IL}$	Low-level input voltage	ISO722xM	0		0.3 V <sub>CC</sub>	V
TJ	Junction temperature		-40		150	°C
Н	External magnetic field-strength immunity p	er IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3 V to 3.6 V. For the 2.8-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified at 2.8 V. Typical signaling rate and Input pulse width are measured at ideal conditions at 25°C.

#### 6.4 Thermal Information

			ISO7220x ISO7221x	
	THERMAL	D (SOIC)	UNIT	
			8 PINS	
В	Junction-to-ambient thermal resistance	Low-K Thermal Resistance (2)	212	°C/W
$R_{\theta JA}$		High-K Thermal Resistance	122	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		69.1	°C/W
R <sub>0JB</sub> Junction-to-board thermal resistance		47.7	°C/W	
ΨЈТ	Junction-to-top characterization parameter		15.2	°C/W
ΨЈВ	Ψ <sub>JB</sub> Junction-to-board characterization parameter		47.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	ce	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

#### 6.5 Power Ratings

 $V_{CC1} = V_{CC2} = 5.5 \text{ V}$ ,  $T_J = 150 ^{\circ}\text{C}$ ,  $C_L = 15 \text{ pF}$ , Input a 150 Mbps 50% duty cycle square wave

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_{D}$	Device power dissipation, ISO722xM				390	mW

Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.



#### 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	NL			<u>'</u>
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	4	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.008	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	400	V
	Material group		II	
		Rated mains voltage ≤150 V <sub>RMS</sub>	I-IV	
	Overvoltage category	Rated mains voltage ≤300 V <sub>RMS</sub>	1-111	
		Rated mains voltage ≤400 V <sub>RMS</sub>	1-11	
DIN V VE	DE V 0884-10 (VDE V 0884-10):2006-12 <sup>(2)</sup>			
$V_{IORM}$	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	560	$V_{PK}$
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 s (qualification), t = 1 s (100% production)	4000	V <sub>PK</sub>
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10$ s	≤5	
$q_{pd}$	Apparent charge <sup>(3)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s}; V_{pd(m)} = 1.3 \times V_{IORM}, t_m = 10 \text{ s}$	≤5	pC
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s; $V_{pd(m)} = 1.5 \times V_{IORM}$ , $t_m = 1$ s	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output (4)	$V_{IO} = 0.4 \sin (4E6\pi t)$	1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	
$R_{IO}$	Isolation resistance, input to output (4)	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				·
$V_{ISO}$	Withstand isolation voltage	$\begin{array}{c} V_{TEST} = V_{ISO} = 2500 \ V_{RMS},  t = 60 \ s \ (qualification); \\ V_{TEST} = 1.2 \times V_{ISO} = 3000 \ V_{RMS},  t = 1 \ s \ (100\% \\ production) \end{array}$	2500	V <sub>RMS</sub>

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(4)</sup> All pins on each side of the barrier tied together creating a two-terminal device





### 6.7 Safety-Related Certifications

VDE	CSA	UL
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1):2011-07	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1	Recognized under UL 1577 Component Recognition Program
Basic Insulation Maximum Transient Overvoltage, 4000 V <sub>PK</sub> ; Maximum Repetitive Peak Isolation Voltage, 560 V <sub>PK</sub>	2000 V <sub>RMS</sub> Isolation rating 400 V <sub>RMS</sub> Basic insulation and 148 V <sub>RMS</sub> Reinforced insulation working voltage per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed. +A1+A2.	Single protection, 2500 V <sub>RMS</sub>
Certificate number: 40016131	Master contract number: 220991	File number: E181974

#### 6.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Safety input, output, or supply	$R_{\theta JA} = 212^{\circ} \text{C/W}, \ V_I = 5.5 \ \text{V}, \ T_J = 170^{\circ} \text{C}, \ T_A = 25^{\circ} \text{C},$ see Figure 1			124	Λ
IS	current	$R_{\theta JA}$ = 212°C/W, $V_I$ = 3.6 V, $T_J$ = 170°C, $T_A$ = 25°C, see Figure 1			190	mA
T <sub>S</sub>	Safety temperature				150	°C

<sup>(1)</sup> The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



## 6.9 Electrical Characteristics—5-V $V_{CC1}$ and V $_{CC2}$ Supplies

 $V_{\text{CC1}}$  and  $V_{\text{CC2}}$  at 5 V  $\pm$  10% (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		1	2	A
		ISO7221 quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		8.5	17	mA
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		2	3	mΛ
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	ISO7221A, ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		10	18	mA
		ISO7220C, ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		4	9	A
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		12	22	mA
		ISO7220x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		16	31	mA
		ISO7221x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		8.5	17	MA
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		17	32	A
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	ISO7221A, ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		10	18	mA
		ISO7220C, ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		20	34	A
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		12	22	mA
V	High level output voltage	I <sub>OH</sub> = -4 mA, See Figure 14	V <sub>CC</sub> - 0.8	4.6		V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -20 \mu A$ , See Figure 14	V <sub>CC</sub> - 0.1	5		V
V	Low-level output voltage	I <sub>OL</sub> = 4 mA, See Figure 14		0.2	0.4	V
$V_{OL}$	Low-level output voltage	$I_{OL}$ = 20 $\mu$ A, See Figure 14		0	0.1	V
$V_{\text{I(HYS)}}$	Input voltage hysteresis			150		mV
I <sub>IH</sub>	High-level input current	IN from 0 V to V <sub>CC</sub>			10	μΑ
$I_{\rm IL}$	Low-level input current	IN from 0 V to V <sub>CC</sub>	-10			μΑ
$C_{I}$	Input capacitance to ground	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 16	25	50		kV/μs



## 6.10 Electrical Characteristics—5-V $V_{CC1}$ and 3.3-V $V_{CC2}$ Supply

 $V_{\text{CC1}}$  at 5 V ± 10%,  $V_{\text{CC2}}$  at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		1	2	A
		ISO7221x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		8.5	17	mA
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		2	3	^
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		10	18	mA
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		4	9	mA
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		12	22	MA
		ISO7220x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		8	18	A
		ISO7221x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		4.3	9.5	mA
	V <sub>CC2</sub> supply current	ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		9	19	^
I <sub>CC2</sub>		ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		5	11	mA
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		10	20	A
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		6	12	mA
		ISO7220x, ISO7221x (3.3-V side), I <sub>OH</sub> = -4 mA, See Figure 14	V <sub>CC</sub> - 0.4			
V <sub>OH</sub>	High-level output voltage	ISO7221x (5-V side), I <sub>OH</sub> = -4 mA, See Figure 14	$V_{\rm CC}-0.8$			V
		All devices, $I_{OH} = -20 \mu A$ , See Figure 14	$V_{CC} - 0.1$			
Vol	Low-level output voltage	I <sub>OL</sub> = 4 mA, See Figure 14			0.4	V
VOL	Low-level output voltage	$I_{OL}$ = 20 $\mu$ A, See Figure 14			0.1	V
$V_{I(HYS)}$	Input voltage hysteresis			150		mV
I <sub>IH</sub>	High-level input current	IN from 0 V to V <sub>CC</sub>			10	μΑ
I <sub>IL</sub>	Low-level input current	IN from 0 V to V <sub>CC</sub>	-10			μΑ
C <sub>I</sub>	Input capacitance to ground	IN at $V_{CC}$ , $V_1 = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 16	15	40		kV/μs



## 6.11 Electrical Characteristics—3.3-V V<sub>CC1</sub> and 5-V V<sub>CC2</sub> Supply

 $V_{\text{CC1}}$  at 3.3 V  $\pm$  10%,  $V_{\text{CC2}}$  at 5 V  $\pm$  10% (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		0.6	1	A
		ISO7221x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		4.3	9.5	mA
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		1	2	A
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		5	11	mA
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		2	4	Α
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		6	12	mA
		ISO7220x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		16	31	mA
		ISO7221x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		8.5	17	IIIA
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		18	32	Α
I <sub>CC2</sub>		ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		10	18	mA
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		20	34	A
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		12	22	mA
		ISO7220x and ISO7221x (5-V side), $I_{OH} = -4$ mA, See Figure 14	V <sub>CC</sub> - 0.8			
V <sub>OH</sub>	High-level output voltage	ISO7221x (3.3-V side), $I_{OH} = -4$ mA, See Figure 14	V <sub>CC</sub> - 0.4			
		All devices, $I_{OH}$ = -20 $\mu$ A, See Figure 14	V <sub>CC</sub> - 0.1			V
V	Low-level output voltage	I <sub>OL</sub> = 4 mA, See Figure 14			0.4	
V <sub>OL</sub>	Low-level output voltage	$I_{OL}$ = 20 $\mu$ A, See Figure 14		0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis			150		mV
I <sub>IH</sub>	High-level input current	IN from 0 V or V <sub>CC</sub>			10	μΑ
$I_{\text{IL}}$	Low-level input current	IN from 0 V or V <sub>CC</sub>	-10			μΑ
Cı	Input capacitance to ground	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 16	15	40		kV/μs



## 6.12 Electrical Characteristics—3.3-V $V_{CC1}$ and $V_{CC2}$ Supplies

 $V_{CC1}$  and  $V_{CC2}$  at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted.)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		0.6	1	A
		ISO7221x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		4.3	9.5	mA
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		1	2	^
I <sub>CC1</sub>	V <sub>CC2</sub> supply current	ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		5	11	mA
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		2	4	
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		6	12	mA
		ISO7220x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		8	18	^
		ISO7221x quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		4.3	9.5	mA
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		9	19	
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		5	11	mA
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		10	20	^
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		6	12	mA
V	High lavel autout valtage	I <sub>OH</sub> = -4 mA, See Figure 14	V <sub>CC</sub> - 0.4	3		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -20 μA, See Figure 14	V <sub>CC</sub> - 0.1	3.3		V
\/	Law level autout valtage	I <sub>OL</sub> = 4 mA, See Figure 14		0.2	0.4	V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 20 μA, See Figure 14		0	0.1	
V <sub>I(HYS)</sub>	Input voltage hysteresis			150		mV
I <sub>IH</sub>	High-level input current	IN from 0 V or V <sub>CC</sub>			10	μΑ
I <sub>IL</sub>	Low-level input current	IN from 0 V or V <sub>CC</sub>	-10			μΑ
Cı	Input capacitance to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 16	15	40		kV/μs

<sup>(1)</sup> For the 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3 V to 3.6 V.

## 6.13 Electrical Characteristics—2.8-V $V_{CC1}$ and $V_{CC2}$ Supplies

 $V_{CC1}$  and  $V_{CC2}$  at 2.8 V (over recommended operating conditions unless otherwise noted.) 2.8-V operation is only specified for ISO722xC with production screening starting in January 2012. The first two digits of the Lot Trace Code (YMSLLLLG4) written on top of each device can be used to identify year and month of production respectively.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ISO7220C quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		0.4	0.9	mA
	V supply current	ISO7221C quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		3.7	7.5	mA
ICC1	V <sub>CC1</sub> supply current	ISO7220C 25 Mbps, 12.5-MHz input clock signal, no load		1.5	3.5	mA
I <sub>CC2</sub> V V <sub>OH</sub> F V <sub>OL</sub> L V <sub>I(HYS)</sub> III I <sub>IH</sub> F		ISO7221C 25 Mbps, 12.5-MHz input clock signal, no load		4.5	10	mA
		ISO7220C quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		6.8	15	mA
	V supply surrent	ISO7221C quiescent, V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load		3.7	7.5	mA
ICC2	V <sub>CC2</sub> supply current	ISO7220C 25 Mbps, 12.5-MHz input clock signal, no load		9	9 17	mA
		ISO7221C 25 Mbps, 12.5-MHz input clock signal, no load		4.5	10	IIIA
V	High level output voltage	I <sub>OH</sub> = -4 mA, See Figure 14	V <sub>CC</sub> - 0.6	2.55		
VOH	High-level output voltage	I <sub>OH</sub> = -20 μA, See Figure 14	V <sub>CC</sub> - 0.1	2.8		V
V	Low-level output voltage	I <sub>OL</sub> = 4 mA, See Figure 14		0.25	0.6	V
VOL	Low-level output voltage	I <sub>OL</sub> = 20 μA, See Figure 14		0	0.1	
$V_{I(HYS)}$	Input voltage hysteresis			150		mV
I <sub>IH</sub>	High-level input current	IN from 0 V or V <sub>CC</sub>			10	μΑ
$I_{\rm IL}$	Low-level input current	IN from 0 V or V <sub>CC</sub>	-10			μΑ
Cı	Input capacitance to ground	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 16	10	30		kV/μs



### 6.14 Switching Characteristics—5-V V<sub>CC1</sub> and V<sub>CC2</sub> Supplies

V<sub>CC1</sub> and V<sub>CC2</sub> at 5 V (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	100700	280	405	475	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	ISO722xA, see Figure 14		1	14	ns
$t_{PLH},t_{PHL}$	Propagation delay	ISO722xB, see Figure 14	42	55	70	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	ISO/22xb, see Figure 14		1	3	ns
$t_{PLH}, t_{PHL}$	Propagation delay	ISO722xC, see Figure 14	22	32	42	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	ISO/22xC, see Figure 14		1	2	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	ISO722xM, see Figure 14	6	10	16	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	ISO/22xM, see Figure 14		0.5	1	ns
		ISO722xA			180	
	Part-to-part skew (2)	ISO722xB			17	ns
t <sub>sk(pp)</sub>		ISO722xC			10	
		ISO722xM			3	
		ISO722xA		3	15	
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)	ISO722xB		0.6	3	ns
		ISO722xC, ISO722xM		0.2	1	
t <sub>r</sub>	Output signal rise time	See Figure 44		1		ns
t <sub>f</sub>	Output signal fall time	See Figure 14		1		ns
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 15		3		μS
	Dock to pook eve pattern litter	ISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 17, Figure 13		1		
t <sub>jit(pp)</sub>	Peak-to-peak eye-pattern jitter	ISO722xM, 150 Mbps unrestricted bit run length data input, both channels, See Figure 17		2		ns

Also referred to as pulse skew.

t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  $t_{sk(0)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the

same direction while driving identical specified loads.



## 6.15 Switching Characteristics—5-V $V_{CC1}$ and 3.3-V $V_{CC2}$ Supply

 $V_{\text{CC1}}$  at  $5~\text{V} \pm 10\%,~V_{\text{CC2}}$  at 3.3 V  $\pm 10\%$ (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	ISO722vA and Figure 4.4	285	410	480	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	ISO722xA, see Figure 14		1	14	ns
$t_{PLH}, t_{PHL}$	Propagation delay	ISO722xB, see Figure 14	45	58	75	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	ISO/22xb, see Figure 14		1	3	ns
$t_{PLH}, t_{PHL}$	Propagation delay	ISO722xC, see Figure 14	25	36	48	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	1SO722xC, see Figure 14		1	2	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	ISO722xM, see Figure 14	7	12	20	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	1SO722xivi, see Figure 14		0.5	1	ns
		ISO722xA			180	
	Part-to-part skew (2)	ISO722xB			17	ns
t <sub>sk(pp)</sub>	rait-to-part skew ·	ISO722xC			10	
		ISO722xM			5	
		ISO722xA		3	15	
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)	ISO722xB		0.6	3	ns
		ISO722xC, ISO722xM		0.2	1	
t <sub>r</sub>	Output signal rise time	Con Firmer 44		2		ns
t <sub>f</sub>	Output signal fall time	See Figure 14		2		ns
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 15		3		μS
	Pook to pook ove pottern litter	ISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 17, Figure 13		1		
t <sub>jit(pp)</sub>	Peak-to-peak eye-pattern jitter	ISO722xM, 150 Mbps unrestricted bit run length data input, both channels, See Figure 17		2		ns

Also referred to as pulse skew.

t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.  $t_{sk(0)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the

same direction while driving identical specified loads.



## 6.16 Switching Characteristics—3.3-V $_{CC1}$ and 5-V $V_{CC2}$ Supplies

 $V_{CC1}$  at 3.3 V  $\pm$  10%,  $V_{CC2}$  at 5 V  $\pm$  10% (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	100700:4	285	395	480	ns
PWD	Pulse-width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(1)</sup>	ISO722xA, see Figure 14		1	18	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	100700.0	45	58	75	ns
PWD	Pulse-width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(1)</sup>	ISO722xB, see Figure 14		1	4	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	10070000 Firms 44	25	36	48	ns
PWD	Pulse-width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(1)</sup>	ISO722xC, see Figure 14		1	3	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	100700:14	7	12	21	ns
PWD	Pulse-width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(1)</sup>	ISO722xM, see Figure 14		0.5	1	ns
		ISO722xA			190	
	Part-to-part skew (2)	ISO722xB			17	ns
t <sub>sk(pp)</sub>		ISO722xC			10	
		ISO722xM			5	
		ISO722xA		3	15	
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)	ISO722xB		0.6	3	ns
		ISO722xC, ISO722xM		0.2	1	
t <sub>r</sub>	Output signal rise time	0 5		1		ns
t <sub>f</sub>	Output signal fall time	See Figure 14		1		ns
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 15		3		μS
	Deals to analysis and an illustration	ISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, see Figure 17, Figure 13		1		
t <sub>jit(pp)</sub>	Peak-to-peak eye-pattern jitter	ISO722xM, 150 Mbps unrestricted bit run length data input, both channels, see Figure 17		2		ns

<sup>(1)</sup> Also referred to as pulse skew.

<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>(3)</sup> t<sub>sk(o)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



### 6.17 Switching Characteristics—3.3-V V<sub>CC1</sub> and V<sub>CC2</sub> Supplies

 $V_{CC1}$  and  $V_{CC2}$  at 3.3 V  $\pm$  10% (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	ISO722vA and Figure 44	290	400	485	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$	ISO722xA, see Figure 14		1	18	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	100700.0	46	62	78	ns
PWD	Pulse-width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(1)</sup>	ISO722xB, see Figure 14		1	4	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	10070000 Firms 44	26	40	52	ns
PWD	Pulse-width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(1)</sup>	ISO722xC, see Figure 14		1	3	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	100700:14	8	16	25	ns
PWD	Pulse-width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(1)</sup>	ISO722xM, see Figure 14		0.5	1	ns
		ISO722xA			190	
	Part-to-part skew <sup>(2)</sup>	ISO722xB			17	ns
t <sub>sk(pp)</sub>		ISO722xC			10	
		ISO722xM			5	
		ISO722xA		3	15	
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)	ISO722xB		0.6	3	ns
		ISO722xC, ISO722xM		0.2	1	
t <sub>r</sub>	Output signal rise time	2 -		2		ns
t <sub>f</sub>	Output signal fall time	See Figure 14		2		ns
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 15		3		μS
	Deale de meale que matte ma little de	ISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 17, Figure 13		1		
t <sub>jit(pp)</sub>	Peak-to-peak eye-pattern jitter	ISO722xM, 150 Mbps unrestricted bit run length data input, both channels, See Figure 17		2		ns

<sup>(1)</sup> Also referred to as pulse skew.

## 6.18 Switching Characteristics—2.8-V $V_{\text{CC1}}$ and $V_{\text{CC2}}$ Supplies

V<sub>CC1</sub> and V<sub>CC2</sub> at 2.8 V (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	100700 0 5	26	45	65	ns
PWD	Pulse-width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>   (1)	ISO722xC, see Figure 14		1.5	5	ns
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(2)</sup>	ISO722xC			12	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)	ISO722xC		0.2	5	ns
t <sub>r</sub>	Output signal rise time	Con Figure 44		2		ns
t <sub>f</sub>	Output signal fall time	See Figure 14		2		ns
t <sub>fs</sub>	Failsafe output delay time from input power loss	See Figure 15		4.6		μS

<sup>(1)</sup> Also referred to as pulse skew.

<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.


<sup>(3)</sup> t<sub>sk(o)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>(3)</sup> t<sub>sk(o)</sub> is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



#### 6.19 Insulation Characteristics Curves





#### 6.20 Typical Characteristics




Figure 2. 3.3-V<sub>RMS</sub> Supply Current vs Signaling Rate (Mbps)




Figure 3. 5-V<sub>RMS</sub> Supply Current vs Signaling Rate (Mbps)




Figure 4. Propagation Delay vs Free-Air Temperature, ISO722xA




Figure 5. Propagation Delay vs Free-Air Temperature, ISO722xB




Figure 6. Propagation Delay vs Free-Air Temperature, ISO722xC




Figure 7. Propagation Delay vs Free-Air Temperature, ISO722xM



#### **Typical Characteristics (continued)**




Figure 8. ISO722xA, ISO722xB and ISO722xC Input Voltage Low-to-High Switching Threshold vs Free-Air Temperature




Figure 9. ISO722xM Input Voltage High-to-Low vs Free-Air Temperature




Figure 10. V<sub>CC</sub> Undervoltage Threshold vs Free-Air Temperature




Figure 11. High-Level Output Current vs High-Level Output Voltage




Figure 12. Low-Level Output Current vs Low-Level Output Voltage





Figure 13. ISO722xM Jitter vs Signaling Rate




#### 7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 14. Switching Characteristic Test Circuit and Voltage Waveforms



A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 15. Failsafe Delay Time Test Circuit and Voltage Waveforms




A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm$  20%.

Figure 16. Common-Mode Transient Immunity Test Circuit



### **Parameter Measurement Information (continued)**



NOTE: PRBS bit pattern run length is  $2^{16} - 1$ . Transition time is 800 ps.

Figure 17. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform




### 8 Detailed Description

#### 8.1 Overview

The isolator in the Functional Block Diagram is based on a capacitive isolation barrier technique. The I/O channel of the ISO7220x and ISO7221x family of devices consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 150 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal via the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high-frequency to the low-frequency channel.

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



#### 8.3 Feature Description

Table 1 provides an overview of the device features.

**Table 1. Device Features** 

PART NUMBER	MAXIMUM SIGNALING RATE	INPUT THRESHOLD	CHANNEL DIRECTION		
ISO7220A	1 Mbps	≈ 1.5 V (TTL) (CMOS compatible)			
ISO7220B	5 Mbps	≈ 1.5 V (TTL) (CMOS compatible	Same direction		
ISO7220C	25 Mbps	≈ 1.5 V (TTL) (CMOS compatible)			
ISO7220M	150 Mbps	V <sub>CC</sub> / 2 (CMOS)			
ISO7221A	1 Mbps	≈ 1.5 V (TTL) (CMOS compatible)			
ISO7221B	5 Mbps	≈ 1.5 V (TTL) (CMOS compatible)	Opposite directions		
ISO7221C	25 Mbps	≈ 1.5 V (TTL) (CMOS compatible)			
ISO7221M	150 Mbps	V <sub>CC</sub> / 2 (CMOS)			

#### 8.4 Device Functional Modes

The ISO7220x and ISO7221x family of devices functional modes are listed in Table 2.

Table 2. ISO7220x or ISO7221x Function Table (1)

INPUT SIDE V <sub>CC</sub>	OUTPUT SIDE V <sub>CC</sub>	INPUT (IN)	OUTPUT (OUT)		
		Н	Н		
PU	PU	L	L		
		Open	Н		
PD	PU	X	Н		
X	PD	X	Undetermined		

(1) PU = Powered Up ( $V_{CC} \ge 3.0 \text{ V}$ ), PD = Powered Down ( $V_{CC} \le 2.5 \text{ V}$ ), X = Irrelevant, H = High Level, L = Low Level




Figure 18. Device I/O Schematics



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The ISO7220x and ISO7221x family devices use single-ended TTL or CMOS-logic switching technology. The supply voltage range is from 3 V (2.8 V for C-grade) to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu C$  or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

#### 9.2 Typical Application

The ISO7221x family of devices can be used with Texas Instruments' mixed signal micro-controller, digital-to-analog converter, transformer driver, and voltage regulator to create an isolated 4- to 20-mA current loop.




Figure 19. Isolated 4- to 20-mA Current Loop

#### 9.2.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias (or limit current), the ISO7220x and ISO7221x devices require only two external bypass capacitors to operate.



#### **Typical Application (continued)**

#### 9.2.2 Detailed Design Procedure

Figure 20 and Figure 21 show the hookup of a typical ISO7220x and ISO7221x circuit. The only external components are two bypass capacitors.




Figure 20. Typical ISO7220x Circuit Hook-Up




Figure 21. Typical ISO7221x Circuit Hook-Up

#### 9.2.3 Application Curve

At maximum working voltage, the isolation barrier of the ISO7220x and ISO7221x family of devices has more than 28 years of life.




Figure 22. Time-Dependent Dielectric Breakdown Test Results



### 10 Power Supply Recommendations

To help ensure reliable operation at all data rates and supply voltages, a  $0.1-\mu F$  bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments SN6501 device. For such applications, detailed power supply design and transformer selection recommendations are available in *SN6501 Transformer Driver for Isolated Power Supplies*.

#### 11 Layout

#### 11.1 Layout Guidelines

A minimum of four layers are required to accomplish a low EMI PCB design (see Figure 23). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Route the high-speed traces on the top layer to avoid the use of vias (and the introduction of the inductances)
  and allow for clean interconnects between the isolator and the transmitter and receiver circuits of the data
  link.
- Place a solid ground plane next to the high-speed signal layer to establish controlled impedance for transmission line interconnects and provide an excellent low-inductance path for the return current flow.
- Place the power plane next to the ground plane to create additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Route the slower speed control signals on the bottom layer to allow for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. Adding a second plane system to the stack makes the stack mechanically stable and prevents it from warping. The power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the Digital Isolator Design Guide.

#### 11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 11.2 Layout Example




Figure 23. Recommended Layer Stack



### 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- DAC161P997 Single-Wire 16-bit DAC for 4- to 20-mA Loops
- Digital Isolator Design Guide
- High-Voltage Lifetime of the ISO72x Family of Digital Isolators
- Isolation Glossary
- MSP430G2x32 Mixed Signal Microcontroller
- SN6501 Transformer Driver for Isolated Power Supplies
- TPS763xx Low-Power 150-mA Low-Dropout Linear Regulators

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7220A	Click here	Click here	Click here	Click here	Click here
ISO7220B	Click here	Click here	Click here	Click here	Click here
ISO7220C	Click here	Click here	Click here	Click here	Click here
ISO7220M	Click here	Click here	Click here	Click here	Click here
ISO7221A	Click here	Click here	Click here	Click here	Click here
ISO7221B	Click here	Click here	Click here	Click here	Click here
ISO7221C	Click here	Click here	Click here	Click here	Click here
ISO7221M	Click here	Click here	Click here	Click here	Click here

#### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.


#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

DeviceNet is a trademark of Open DeviceNet Vendors Association.

Profibus is a trademark of Profibus.

All other trademarks are the property of their respective owners.







#### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





31-Oct-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7220AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220A	Samples
ISO7220ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220A	Samples
ISO7220BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220B	Samples
ISO7220BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220B	Samples
ISO7220BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220B	Samples
ISO7220BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220B	Samples
ISO7220CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220C	Samples
ISO7220CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220C	Samples
ISO7220CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220C	Samples
ISO7220CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220C	Samples
ISO7220MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7220MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7220MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	17220M	Samples
ISO7220MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7221AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples





www.ti.com

31-Oct-2016

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ISO7221ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221B	Samples
ISO7221BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221B	Samples
ISO7221BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221B	Samples
ISO7221BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221B	Samples
ISO7221CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples
ISO7221MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples
ISO7221MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples
ISO7221MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.





31-Oct-2016

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ISO7220A, ISO7221A, ISO7221C:

Automotive: ISO7220A-Q1, ISO7221A-Q1, ISO7221C-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com 31-Oct-2016

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7220ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7220BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7220CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7220MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 31-Oct-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
		+			• ` '	` ,	
ISO7220ADR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7220BDR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7220CDR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7220MDR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7221ADR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7221BDR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7221CDR	SOIC	D	8	2500	367.0	367.0	38.0
ISO7221MDR	SOIC	D	8	2500	367.0	367.0	38.0

## D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.