











TPS63036

SLVSB76A - AUGUST 2012-REVISED OCTOBER 2015

TPS63036 High-Efficiency Single Inductor Buck-Boost Converter in Tiny WCSP


Features

- Input Voltage Range: 1.8 V to 5.5 V
- Real Buck or Boost Operation
- Adjustable and Fixed Output Voltage Version
- Up to 94% Efficiency
- Device Quiescent Current Less than 50 µA
- Fixed and Adjustable Output Voltage Options
- Power-Save Mode for Improved Efficiency at Low-
- Forced Fixed-Frequency Operation and Synchronization Possible
- Load Disconnect During Shutdown
- Overtemperature Protection
- Available in a Small 1.854 mm x 1.076 mm, 8-Pin WCSP Package

2 Applications

- All Two-Cell and Three-Cell Alkaline, NiCd or NiMH or Single-Cell Li Battery-Powered Products
- Portable Audio Players
- Mobile Phones, Smart Phones
- Personal Medical Products
- White LEDs

Typical Application Schematic



3 Description

TPS63036 is a non-inverting buck-boost converter able to provide a regulated output voltage from an input supply that can be higher or lower than the output voltage. The buck-boost converter is based on a fixed-frequency, pulse width modulation (PWM) controller using synchronous rectification to obtain maximum efficiency. At low load currents, the converter enters power-save mode to maintain high efficiency over a wide load current range. The powersave mode can be disabled, forcing the converter to operate at a fixed switching frequency. The maximum average current in the switches is limited to a typical 1000 mA. The output voltage value of programmable using an external resistor divider. The converter can be disabled to minimize battery drain. During shutdown, the load is disconnected from the battery.

The device is available in a 8-pin WCSP package measuring 1.854 mm × 1.076 mm (YFG).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS63036	WCSP (8)	1.854 mm × 1.076 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Efficiency vs Output Current






Table of Contents

1	Features 1	7	7.4 Device Functional Modes	·············
2	Applications 1	8 A	pplication and Implementation	9
3	Description 1	8	3.1 Application Information	9
4	Revision History2	8	3.2 Typical Application	9
5	Pin Configuration and Functions3	9 P	ower Supply Recommendations	16
6	Specifications3	10 L	.ayout	16
•	6.1 Absolute Maximum Ratings	1	0.1 Layout Guidelines	16
	6.2 ESD Ratings	1	0.2 Layout Example	16
	6.3 Recommended Operating Conditions	1	0.3 Thermal Considerations	16
	6.4 Thermal Information	11 [Device and Documentation Support	17
	6.5 Electrical Characteristics	1	1.1 Device Support	17
	6.6 Typical Characteristics	1	1.2 Community Resources	17
7	Detailed Description 6	1	1.3 Trademarks	1
•	7.1 Overview 6	1	1.4 Electrostatic Discharge Caution	1 ⁻
	7.2 Functional Block Diagram 6	1	1.5 Glossary	1
	7.3 Feature Description		Mechanical, Packaging, and Orderable Iformation	1

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (August 2012) to Revision A


Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Removed Available Output Voltage Options table



5 Pin Configuration and Functions

YFG Package 8-Pin WCSP Top View



Pin Functions

PIN	1	TVDE	DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
EN	A2	Input	Enable input (1 enabled, 0 disabled)
FB	D2	Input	Voltage feedback of adjustable versions, must be connected to VOUT on fixed output voltage versions
GND	C2	_	Control/logic ground
PS/SYNC	B2	Input	Enable/disable power-save mode (1 disabled, 0 enabled, clock signal for synchronization)
L1	B1	Input	Connection for inductor
L2	C1	Input	Connection for inductor
VIN	A1	Input	Supply voltage for power stage
VOUT	D1	Output	Buck-boost converter output

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Input voltage on VIN, L1, L2, VOUT, PS/SYNC, EN, FB	-0.3	7	V
Operating virtual junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Supply voltage at VIN	1.8	5.5	V
Operating free air temperature, T _A	-40	85	°C
Operating virtual junction temperature, T _J	-40	125	°C



6.4 Thermal Information

		TPS63036	
	THERMAL METRIC ⁽¹⁾	YFG (WCSP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	43.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics


Over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) unless otherwise noted.

	PARAMI	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage	range		1.8 ⁽¹⁾		5.5	V
V _{OUT}	Output voltag	ge range		1.2		5.5	V
	Duty cycle in	step-down conversion		20%			
V _{FB}	Feedback vo	ltage	PS/SYNC = VIN I _{OUT} < 5 mA	495	500	505	mV
V _{FB}	Feedback vo	ltage	PS/SYNC = GND referenced to 500 mV I _{OUT} < 5 mA	-3%		+6%	
	Load regulati	ion	PS/SYNC = GND		0.008		%/mA
f	Oscillator fre	quency		1800	2000	2200	kHz
	Frequency ra	ange for synchronization		2200	2400	2600	kHz
I _{SW}	Average inpu	ıt current limit	$V_{IN} = 3.6 \text{ V}, T_A = 25^{\circ}\text{C}^{(2)}$		1000		mA
15W	High-side sw	itch ON-resistance	V _{IN} = 3.6 V		200		mΩ
	Low-side swi	tch ON-resistance	V _{IN} = 3.6 V		200		mΩ
	Line regulation	on			0.5%		
	Quiescent	VIN	$I_{OUT} = 0 \text{ mA}, V_{EN} = V_{IN} = 3.6 \text{ V},$		25	35	μΑ
Iq	current	VOUT	V _{OUT} = 3.3 V		4	6	μΑ
Is	Shutdown cu	rrent	$V_{EN} = 0 \text{ V}, V_{IN} = 3.6 \text{ V}$		0.1	0.9	μΑ
CONTROL	STAGE						
V	Undervoltage	e lockout threshold falling		1.4	1.5	1.6	V
V_{UVLO}	Undervoltage	e lockout threshold raising		1.6	1.8	2.0	V
V _{IL}	EN, PS/SYN	C input low voltage				0.4	V
V _{IH}	EN, PS/SYN	C input high voltage		1.2			V
	, , ,		Clamped on GND or VIN		0.01	0.1	μΑ
	Overtempera	ture protection			140		°C
	Overtempera	ture hysteresis			20		°C

 ⁽¹⁾ The typical required supply voltage for start-up is 2 V. The part is functional down to 1.8 V.
 (2) For the minimum specified average input current limit at V_{OUT} = 2.5 V, 3.3 V and 4.5 V refer to curve in Figure 1. For the maximum specified average input current limit at V_{OUT} = 2.5 V, 3.3 V and 4.5 V refer to curve in Figure 2.



6.6 Typical Characteristics






Figure 2. Maximum Input Current vs Input Voltage

Submit Documentation Feedback




7 Detailed Description

7.1 Overview

The controller circuit of the device is based on an average current mode topology. The controller also uses input and output voltage feedforward. Changes of input and output voltage are monitored and immediately can change the duty cycle in the modulator to achieve a fast response to those errors. The voltage error amplifier gets its feedback input from the FB pin. A resistive voltage divider must be connected to that pin. The feedback voltage will be compared with the internal reference voltage to generate a stable and accurate output voltage.

The device uses 4 internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output power range. Due to the 4-switch topology, the load is always disconnected from the input during shutdown of the converter. To protect the device from overheating an internal temperature sensor is implemented.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Device Enable

The device is put into operation when EN is set high. It is put into a shutdown mode when EN is set to GND. In shutdown mode, the regulator stops switching, all internal control circuitry is switched off, and the load is disconnected from the input. This means that the output voltage can drop below the input voltage during shutdown. During start-up of the converter, the duty cycle and the peak current are limited in order to avoid high peak currents flowing from the input.

7.3.2 Overvoltage Protection

If, for any reason, the output voltage is not fed back properly to the input of the voltage amplifier, control of the output voltage will not work anymore. Therefore overvoltage protection is implemented to avoid the output voltage exceeding critical values for the device and possibly for the system it is supplying. The implemented overvoltage protection circuit monitors the output voltage internally as well. In case it reaches the overvoltage threshold the voltage amplifier regulates the output voltage to this value.



Feature Description (continued)

7.3.3 Undervoltage Lockout

An undervoltage lockout function prevents device start-up if the supply voltage at VIN is lower than approximately its threshold (see *Electrical Characteristics* table). When in operation, the device automatically enters the shutdown mode if the voltage at VIN drops below the undervoltage lockout threshold. The device automatically restarts if the input voltage recovers to the minimum operating input voltage.

7.3.4 Overtemperature Protection

The device has a built-in temperature sensor which monitors the internal IC temperature. If the temperature exceeds the programmed threshold (see *Electrical Characteristics* table) the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the overtemperature threshold.

7.4 Device Functional Modes

7.4.1 Soft-Start and Short Circuit Protection

After being enabled, the device starts operating. The average input current limit ramps up from an initial 400 mA following the output voltage increasing. At an output voltage of about 1.2 V, the current limit is at its nominal value. If the output voltage does not increase, the current limit will also not increase. The device ramps up the output voltage in a controlled manner even if a large capacitor is connected at the output. When the output voltage does not increase above 1.2 V, the device assumes a short circuit at the output, and keeps the current limit low to protect itself and the application. At a short on the output during operation, the current limit also is decreased accordingly.

7.4.2 Buck-Boost Operation

To regulate the output voltage at all possible input voltage conditions, the device automatically switches from step-down operation to boost operation and back as required by the configuration. It always uses one active switch, one rectifying switch, one switch permanently on, and one switch permanently off. Therefore, it operates as a step-down converter (buck) when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. There is no mode of operation in which all 4 switches are permanently switching. Controlling the switches this way allows the converter to maintain high efficiency at the most important point of operation, when input voltage is close to the output voltage. The RMS current through the switches and the inductor is kept at a minimum, to minimize switching and conduction losses. For the remaining 2 switches, one is kept permanently on and the other is kept permanently off, thus causing no switching losses.

7.4.3 Control Loop

The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop. Figure 3 shows the control loop.

The noninverting input of the trans-conductance amplifier Gmv can be assumed to be constant. The output of Gmv defines the average inductor current. The inductor current is reconstructed measuring the current through the high-side buck MOSFET. This current corresponds exactly to the inductor current in boost mode. In buck mode the current is measured during the ON-time of the same MOSFET. During the OFF-time the current is reconstructed internally starting from the peak value reached at the end of the ON-time cycle. The average current is then compared to the desired value and the difference, or current error, is amplified and compared to the sawtooth ramp of either the buck or the boost.

The Buck-Boost Overlap Control makes sure that the classical buck-boost function, which would cause two switches to be on every half a cycle, is avoided. Thanks to this block whenever all switches becomes active during one clock cycle, the two ramps are shifted away from each other, on the other hand when there is no switching activities because there is a gap between the ramps, the ramps are moved closer together. As a result the number of classical buck-boost cycles or no switching is reduced to a minimum and high-efficiency values have been achieved.

Slope compensation is not required to avoid subharmonic oscillation which are otherwise observed when working with peak current mode control with D > 0.5.



Device Functional Modes (continued)

Nevertheless the amplified inductor current downslope at one input of the PWM comparator must not exceed the oscillator ramp slope at the other comparator input. This purpose is reached limiting the gain of the current amplifier.




Figure 3. Average Current Mode Control

7.4.4 Power-Save Mode and Synchronization

The PS/SYNC pin can be used to select different operation modes. Power-save mode is used to improve efficiency at light load. To enable power-save mode, PS/SYNC must be set low. If PS/SYNC is set low then power-save mode is entered when the average inductor current gets lower than about 100 mA. At this point the converter operates with reduced switching frequency and with a minimum quiescent current to maintain high efficiency.

During the power-save mode, the output voltage is monitored with a comparator by the threshold comp low and comp high. When the device enters power-save mode, the converter stops operating and the output voltage drops. The slope of the output voltage depends on the load and the value of output capacitance. As the output voltage falls below the comp low threshold, the device ramps up the output voltage again, by starting operation using a programmed average inductor current higher than required by the current load condition. Operation can last one or several pulses. The converter continues these pulses until the comp high threshold is reached and the average inductance current gets lower than about 100 mA. When the load increases above the minimum forced inductor current of about 100 mA, the device will automatically switch to PWM mode.

The power-save mode can be disabled by programming high at the PS/SYNC. Connecting a clock signal at PS/SYNC forces the device to synchronize to the connected clock frequency.

Synchronization is done by a phase-locked loop (PLL), so synchronizing to lower and higher frequencies compared to the internal clock works without any issues. The PLL can also tolerate missing clock pulses without the converter malfunctioning. The PS/SYNC input supports standard logic thresholds.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS63036 device is a noninverting buck-boost converter that is suitable for applications that need a regulated output voltage from an input supply that can be higher or lower than the output voltage. The device supports regulated output voltages from 1.2 V to 5.5 V.

8.2 Typical Application




Figure 4. Typical Operating Circuit

8.2.1 Design Requirements

The design guidelines provide a component selection to operate the adjustable device within the *Recommended Operating Conditions*.

8.2.2 Detailed Design Procedure

The design guideline provides a component selection to operate the device within the recommended operating conditions.

Table 1 shows the list of components for the Application Curves.

Table 1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
	TPS63036	Texas Instruments
L1	1.5 µH, 3 mm x 3 mm x 1.5 mm	Coilcraft, LPS3015- 152MLC
C1	10 μF 6.3V, 0603, X7R ceramic	GRM188R60J106KME8 4D, Murata
C2	3 × 10 μF 6.3V, 0603, X7R ceramic	GRM188R60J106KME8 4D, Murata
R1, R2	Depending on the output voltage at TPS63036	

(2)



The TPS63036 buck-boost converter has internal loop compensation. Therefore, the external L-C filter has to be selected to work with the internal compensation. As a general rule of thumb, the product $L \times C$ should not move over a wide range when selecting a different output filter. However, when selecting the output filter a low limit for the inductor value exists to avoid sub-harmonic oscillation which could be caused by a far too fast ramp up of the amplified inductor current. For the TPS63036 the minimum inductor value should be kept at 1 uH. To simplify this process Table 1 outlines possible inductor and capacitor value combinations.

Table 2. Output Filter Selection (Average Inductance Current up to 1 A)

INDUCTOR	OUTPUT CAPACITOR VALUE [μF] ⁽²⁾							
VALUE [µH] ⁽¹⁾	30	44	66					
1.0	V	√	√					
1.5	√(3)	√	√					
2.2			√					

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and –30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and –50%.
- (3) Typical application. Other check mark indicates recommended filter combinations

8.2.2.1 Inductor Selection

For high efficiencies, the inductor should have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies the core material has a higher impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, with the chosen inductance value, the peak current for the inductor in steady-state operation can be calculated. Only the equation which defines the switch current in boost mode is reported because this is providing the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost
$$D = \frac{\text{Vout} - \text{Vin}}{\text{Vout}}$$

$$I_{\text{PEAK}} = I_{\text{SW_MAX}} + \frac{\text{Vin x D}}{2 \text{ x f x L}}$$
(1)

where

- D = Duty cycle in boost mode
- f = Converter switching frequency (typical 2 MHz)
- L = Selected inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an assumption)
- I_{SW_MAX} = Maximum average input current (Figure 6)

NOTE

The calculation must be done for the minimum input voltage which is possible to have in boost mode.

Consider the load transients and error conditions that can cause higher inductor currents. Consider when selecting an appropriate inductor. Please refer to Table 3 for typical inductors.

The size of the inductor can also affect the stability of the feedback loop. In particular the boost transfer function exhibits a right half-plane zero, whose frequency is inverse proportional to the inductor value and the load current. This means as higher the value of inductance and load current is the more possibilities has the right plane zero to be moved at lower frequency. This could degrade the phase margin of the feedback loop. TI recommends to choose the value of the inductor in order to have the frequency of the right half plane zero >400 kHz. The frequency of the RHPZ can be calculated using equation Equation 2.



$$f_{\text{RHPZ}} = \frac{(1 - D)^2 \times \text{Vout}}{2\pi \times \text{Iout} \times L}$$

where

• D =Duty cycle in boost mode (3)

NOTE

The calculation must be done for the minimum input voltage which is possible to have in boost mode.

Table 3. Inductor Selection

INDUCTOR VALUE	COMPONENT SUPPLIER	SIZE (LxWxH mm)	Isat/DCR
1 μΗ	TOKO 1286AS-H-1R0M	2x1.6x1.2	2.3A/78mΩ
1 μΗ	Coilcraft XFL4020-102	4 x 4 x 2.1	5.1A/10.8 mΩ
1 μΗ	Coilcraft XFL3012-102	3 x 3 x 1.2	2.2 A/35 mΩ
1.5µH	TOKO, 1286AS-H-1R5M	2 x 1.6 x 1.2	4.4A/ 14.40mΩ
1.5µH	Coilcraft, LPS3015-152MLC	3 x 3 x 1.5	2.1A/100mΩ
1.5µH	TOKO, 1269AS-H-1R5M	2.5 x 2 x 1	2.1A/108mΩ
2.2µH	TOKO D1286AS-H-2R2M	2 x 1.6 x 1.2	1.6A/192mΩ

8.2.2.2 Capacitor Selection

8.2.2.2.1 Input Capacitor

At least a 10-µF input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. A ceramic capacitor placed as close as possible to the VIN and GND pins of the IC is recommended.

8.2.2.2.2 Output Capacitor

For the output capacitor, use of a small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC is recommended. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor should be placed as close as possible to the VOUT and GND pins of the IC. The recommended typical output capacitor value is $30~\mu\text{F}$.

There is also no upper limit for the output capacitance value. Larger capacitors will cause lower output voltage ripple as well as lower output voltage drop during load transients.

When choosing input and output capacitors, it needs to be kept in mind, that the value of capacitance experiences significant losses from their rated value depending on the operating temperature and the operating DC voltage. It is not uncommon for a small surface mount ceramic capacitor to lose 50% and more of its rated capacitance. For this reason it could be important to use a larger value of capacitance or a capacitor with higher voltage rating in order to ensure the required capacitance at the full operating voltage.

8.2.2.2.3 Setting the Output Voltage

The output voltage of the TPS63036 is set by an external resistor divider. The resistor divider must be connected between VOUT, FB and GND. When the output voltage is regulated, the typical value of the voltage at the FB pin is 500 mV. The maximum recommended value for the output voltage is 5.5 V. The typical current into the FB pin is 0.01 μ A, and the voltage across the resistor between FB and GND, R2, is typically 500 mV. Based on these two values, the recommended value for R2 should be lower than 100 k Ω , in order to set the divider current at 5 μ A or higher. From that, the value of the resistor connected between VOUT and FB, R1, depending on the needed output voltage (V_{OUT}), can be calculated using Equation 4:

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
 (4)



A small capacitor C3 = 10 pF, in parallel with R1 needs to be placed when using the power-save mode, to improve considerably the output voltage ripple.

8.2.2.3 Current Limit

To protect the device and the application, the average input current is limited internally on the IC. At nominal operating conditions, this current limit is constant. The current limit value can be found in the *Electrical Characteristics* table. The current limit varies depending on the input voltage. A curve of the input current varying with the input voltage is shown in Figure 5 and Figure 6 respectively showing the minimum and the maximum current limit expected depending on input and output voltage.

Given the average input current in Figure 5 is then possible to calculate the output current reached in boost mode using Equation 5 and Equation 6 and in buck mode using Equation 7 and Equation 8.

Duty Cycle Boost
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
 (5)

Maximum Output Current Boost
$$I_{OUT} = \eta \times I_{SW} \times (1 - D)$$
 (6)


Duty Cycle Buck
$$D = \frac{V_{OUT}}{V_{IN}}$$
 (7)

where

- n = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an assumption)
- f = Converter switching frequency (typical 2 MHz)
- L = Selected inductor value
- I_{SW} = Minimum average input current (Figure 5)




8.2.3 Application Curves



Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback






Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated





Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback

9 Power Supply Recommendations

The TPS63036 device has no special requirements for its input power supply. The output current of the input power supply needs to be rated according to the supply voltage, output voltage and output current of the TPS63036.

10 Layout

10.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC.

The feedback divider should be placed as close as possible to the ground pin of the IC.

10.2 Layout Example




Figure 23. Layout Recommendation

10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- 1. Improving the power dissipation capability of the PCB design
- 2. Improving the thermal coupling of the component to the PCB by soldering all pins to traces as wide as possible.
- 3. Introducing airflow in the system

The maximum recommended junction temperature (T_J) of the TPS63036 device is 125°C. The thermal resistance of this 8-pin chip-scale package (YFG) is $R_{\theta JA} = 84$ °C/W, if all pins are soldered. Specified regulator operation is assured to a maximum ambient temperature T_A of 85°C. Therefore, the maximum power dissipation is about 476 mW, as calculated in Equation 9. More power can be dissipated if the maximum ambient temperature of the application is lower.

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}} = \frac{125^{\circ}C - 85^{\circ}C}{84^{\circ}C/W} = 476 \text{ mW}$$
(9)



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

5-Mar-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS63036YFGR	ACTIVE	DSBGA	YFG	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S63036	Samples
TPS63036YFGT	ACTIVE	DSBGA	YFG	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S63036	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

5-Mar-2015

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Jul-2015


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63036YFGR	DSBGA	YFG	8	3000	180.0	8.4	1.2	2.0	0.7	4.0	8.0	Q1
TPS63036YFGT	DSBGA	YFG	8	250	180.0	8.4	1.2	2.0	0.7	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Jul-2015




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63036YFGR	DSBGA	YFG	8	3000	182.0	182.0	20.0
TPS63036YFGT	DSBGA	YFG	8	250	182.0	182.0	20.0

YFG (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Die size package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated