

# Input/Output Programming


Chapter 3: Section 3.1, 3.2

Input and output (I/O) programming

- Addressing I/O devices
- Busy-wait I/O
- Interrupt-driven I/O


# I/O devices

- Often includes some non-digital components.
- Typical digital interface to CPU:




# Example: UART for serial communication

- **Universal asynchronous receiver transmitter (UART)** : provides serial communication – one “character” at a time.
- UARTs are integrated into most microcontrollers
- Allows several communication parameters to be programmed.
  - Bits/character, Parity even/odd/none, Baud rate, # Stop bits
- Example:



# UART CPU interface



# UART Registers

- **Data** (read received data, write data to be transmitted)
- **Control** register(s) to set:
  - Number of bits per character (5,6,7,8 bits).
  - Enable/disable parity generation/checking.
  - Type of parity bit: Even, Odd, Stuck-0, Stuck-1.
  - Length of stop bit (1, 2 bits).
  - Enable interrupt on received byte/end of transmitted byte
- **Status** register(s) to determine:
  - Receiver Data Ready (Newly-received data in received buffer register)
  - Transmitter Holding Empty (transmit holding register ready to accept new data)
  - Transmitter Empty (All data has been transmitted)
  - FE, OE, PE – framing/overflow/parity error in received data

# Programming I/O

- Two types of instructions can support I/O:
  - special-purpose/isolated I/O instructions;
  - memory-mapped load/store instructions.
- Intel x86 provides `in`, `out` instructions (“isolated I/O”).
- Most CPUs use *memory-mapped I/O*.
- Having special I/O instructions does not preclude memory-mapped I/O.

# Intel 8051 On-chip address spaces (Harvard architecture)

- Program storage: 0000-0FFF
- Data address space:
  - RAM: 00-7F
    - low 32 bytes in 4 banks of 8 registers R0-R7
  - Special function registers: 80-FF
    - includes “ports” P0-P3
- Special I/O instructions for ports P0-P3

# ARM system memory map


- Memory-mapped I/O

- Program memory addresses (ROM, Flash)

- Data memory addresses (RAM)

- Off-chip (external) memory/device addresses

- I/O register addresses



Single address space shared by memory and I/O registers



# ARM memory-mapped I/O

- Define location(address) for device:

```
DEV1 EQU 0x40000000
```

- Read/write code:

```
LDR    r1,=DEV1 ; set up device address
LDRB   r0,[r1]   ; read byte from DEV1
MOV     r0,#8     ; set up value to write
STRB   r0,[r1]   ; write value to device
```

# Addressing I/O device registers

- Example: from STM42Fxx Startup.s

```
; External Memory Controller (EMC) definitions
EMC_BASE      EQU      0xFFE00000      ; EMC Base Address
BCFG0_OFS     EQU      0x00            ; BCFG0 Offset
BCFG1_OFS     EQU      0x04            ; BCFG1 Offset
BCFG0_Val     EQU      0x0000FBEF      ; BCFG0 reg. options
BCFG1_Val     EQU      0x0000FBEF      ; BCFG0 reg. options

; Set up External Memory Controller
        LDR      R0, =EMC_BASE          ;Point to EMC
        LDR      R1, =BCFG0_Val
        STR      R1, [R0, #BCFG0_OFS]   ;init Bank 0
        LDR      R1, =BCFG1_Val
        STR      R1, [R0, #BCFG1_OFS]   ;init Bank 1
```

# Addressing I/O registers (in C)



(from *stm32f4xx.h* header file)

```
#define PERIPH_BASE ((uint32_t)0x40000000) /* Peripheral base address in the alias region */
#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000) /* AHB1 bus peripherals */
#define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00) /* GPIO Port D base address */
#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) /* GPIO Port D pointer */

/* General Purpose I/O */
typedef struct /* Treat GPIO register set as a "record" data structure */
{
    __IO uint32_t MODER; /* GPIO port mode register, Address offset: 0x00 */
    __IO uint32_t OTYPER; /* GPIO port output type register, Address offset: 0x04 */
    __IO uint32_t OSPEEDR; /* GPIO port output speed register, Address offset: 0x08 */
    __IO uint32_t PUPDR; /* GPIO port pull-up/pull-down register, Address offset: 0x0C */
    __IO uint32_t IDR; /* GPIO port input data register, Address offset: 0x10 */
    __IO uint32_t ODR; /* GPIO port output data register, Address offset: 0x14 */
    __IO uint16_t BSRRL; /* GPIO port bit set/reset low register, Address offset: 0x18 */
    __IO uint16_t BSRRH; /* GPIO port bit set/reset high register, Address offset: 0x1A */
    __IO uint32_t LCKR; /* GPIO port configuration lock register, Address offset: 0x1C */
    __IO uint32_t AFR[2]; /* GPIO alternate function registers, Address offset: 0x20-0x24 */
} GPIO_TypeDef;
```

**GPIOD->ODR = value; /\* write data to ODR of GPIOD \*/**

# Busy-wait I/O (“program-controlled”)



# Busy/wait output example

- Simplest way to program device.
  - Instructions test device ready status.
  - OUT\_CHAR and OUT\_STATUS are device addresses
    - Normally defined in a “header file” for the microcontroller

```
/* send a character string */
current_char = mystring;    //char string ptr
while (*current_char != '\0') {
    OUT_CHAR = *current_char; //write a character
    while (OUT_STATUS != 0);  //wait while busy
    current_char++;
}
```

# Busy/wait output (ARM assy.lang.)

*;output character from r0*

```
#define OUT_STATUS    0x40000100
```

```
#define OUT_CHAR      0x40000104
```

```
    ldr    r1,=OUT_STATUS ;point to status  
w ldrb    r2,[r1]          ;read status reg  
    tst    r2,r2,#1        ;check ready bit  
    beq    w                ;repeat until 1  
    ldr    r3,=OUT_CHAR    ;point to char  
    strb    r0,[r3]        ;send char to reg
```

# Simultaneous busy/wait input and output

```
while (TRUE) {  
    /* read */  
    while (IN_STATUS == 0);    //wait until ready  
    achar = IN_DATA;           //read data  
    /* write */  
    OUT_DATA = achar;           //write data  
    while (OUT_STATUS != 0);    //wait until ready  
}
```

## NOTE:

Above assumes **all 8 bits** of IN\_STATUS are 0 when ready

Normally we need to test a single bit:


```
while ((IN_STATUS & 0x01) == 0)
```

# Interrupt I/O

- Busy/wait is very inefficient.
  - CPU can't do other work while testing device.
  - Hard to do simultaneous I/O.
- Interrupts allow device to change the flow of control in the CPU.
  - Causes subroutine call to handle device.



# Interrupt interface



# Interrupt behavior

- Based on subroutine call mechanism.
- Interrupt forces next instruction to be a “subroutine call” to a predetermined location.
  - Return address is saved to resume executing foreground program.
  - “Context” switched to interrupt service routine

# Interrupt physical interface

- CPU and device are connected by CPU bus.
- CPU and device handshake:
  - device asserts interrupt request;
  - CPU asserts interrupt acknowledge when it can handle the interrupt.

(See ARM interrupt support)

# Example: interrupt-driven main program

```
main() {  
    while (TRUE) {  
        if (gotchar) { // set by intr routine  
            OUT_DATA = achar; //write char  
            OUT_STATUS = 1;    //set status  
            gotchar = FALSE;   //reset flag  
        }  
        }  
    other processing...  
}
```

# Example: character I/O handlers


```
#define IN_DATA (*((volatile unsigned byte *) 0xE0028018))
#define IN_STATUS (*((volatile unsigned byte *) 0xE002801C))

void input_handler() {
    achar = IN_DATA;           //global variable
    gotchar = TRUE;           //signal main prog
    IN_STATUS = 0;            //reset status
}

void output_handler() {
    } //interrupt signals char done
```

# Example: interrupt I/O with buffers

- Queue for characters:



leave one empty slot  
to allow full buffer to  
be detected

# Buffer-based input handler

```
void input_handler() {  
    char achar;  
    if (full_buffer()) error = 1;  
    else {  
        achar = IN_DATA;           //read char  
        add_char(achar);           //add to queue  
    }  
    IN_STATUS = 0;                 //reset status  
    if (nchars >= 1) {             //buffer empty?  
        OUT_DATA = remove_char();  
        OUT_STATUS = 1; }  
} //above needed to initiate output
```

# Interrupts vs. Subroutines


- CPU checks interrupt signals between instructions
- Interrupt handler starting address:
  - fixed in some microcontrollers
  - usually provided as a pointer (“vector”)
- CPU saves its “state”, to be restored by the interrupt handler when it is finished
  - Push items on a stack
  - and/or: Save items in special registers
- Handler should preserve any other registers that it may use



# Priorities and vectors

- Two mechanisms allow us to make interrupts more specific:
  - **Priorities** determine what interrupt gets CPU first.
  - **Vectors** determine what code is called for each type of interrupt.
- Mechanisms are orthogonal: most CPUs provide both.


# Prioritized interrupts




# Interrupt prioritization

- **Masking**: interrupt with priority lower than current priority is not recognized until pending interrupt is complete.
- **Non-maskable interrupt (NMI)**: highest-priority, never masked.
  - Often used for power-down.
- Handler may choose to “enable” other interrupts (allows handler to be preempted)
- CPU may also have bit(s) in its status register to enable or mask interrupt requests.

# I/O sequence diagram




# Example: Prioritized I/O




# Interrupt vectors


- Allow different devices to be handled by different code.
- Interrupt vector table:
  - Directly supported by CPU architecture and/or
  - Supported by a separate interrupt-support device/function



# Interrupt vector acquisition



# Generic interrupt mechanism





# Sources of interrupt **overhead**

- Handler execution time.
- Interrupt mechanism overhead.
- Register save/restore.
- Pipeline-related penalties.
- Cache-related penalties.
- **Interrupt “latency”** = time from activation of interrupt signal until event serviced.
- ARM worst-case latency to respond to interrupt is 27 cycles:
  - 2 cycles to synchronize external request.
  - Up to 20 cycles to complete current instruction.
  - 3 cycles for data abort.
  - 2 cycles to enter interrupt handling state.

# Exception

- **Exception**: internally detected error.

Example: divide by 0

ARM: undefined opcode, data abort, memory error

- Exceptions are synchronous with instructions but unpredictable.
- Build exception mechanism on top of interrupt mechanism.
- Exceptions are usually prioritized and vectorized.

# Trap

- **Trap (software interrupt)**: an exception generated by an instruction.
  - Ex: Enter supervisor mode.
- ARM uses SWI instruction for traps.
- Cortex uses SVC instruction (supervisor call)