

GigaDevice Semiconductor Inc.

GD32F310xx Arm® Cortex®-M4 32-bit MCU

Datasheet

Revision 1.1

(Apr. 2022)




Table of Contents

T	able o	of Contents	. 0
L	ist of	Figures	. 0
L	ist of	Tables	. 1
1	Ge	neral descriptionneral description	. 0
2	De	· vice overview	. 1
	2.1	Device information	
		Block diagram	
	2.2	_	
	2.3	Pinouts and pin assignment	
	2.4	Memory map	. 6
	2.5	Clock tree	. 8
	2.6	Pin definitions	. 9
	2.6.	1 GD32F310CxT6 LQFP48 pin definitions	. 9
	2.6.	2 GD32F310KxT6 LQFP32 pin definitions	12
	2.6.	3 GD32F310KxU6 QFN32 pin definitions	14
	2.6.	· • •	
	2.6.	•	
	2.6.	6 GD32F310xx pin alternate functions	20
3	Fu	nctional description2	24
	3.1	Arm® Cortex®-M4 core	24
	3.2	On-chip memory	24
	3.3	Clock, reset and supply management	25
	3.4	Boot modes	25
3.5 3.6 3.7 3.8		Power saving modes	26
		Analog to digital converter (ADC)	
		DMA	
		General-purpose inputs/outputs (GPIOs)	
	3.9	Timers and PWM generation	27
	3.10	Real time clock (RTC)	28
	3.11	Inter-integrated circuit (I2C)	29
	3 12	Serial peripheral interface (SPI)	29



	3.13	Universal synchronous asynchronous receiver transmitter (USART)	30
	3.14	Inter-IC sound (I2S)	30
	3.15	Debug mode	30
	3.16	Package and operation temperature	30
4	Ele	ctrical characteristics	31
	4.1	Absolute maximum ratings	31
	4.2	Operating conditions characteristics	31
	4.3	Power consumption	33
	4.4	EMC characteristics	38
	4.5	Power supply supervisor characteristics	39
	4.6	Electrical sensitivity	39
	4.7	External clock characteristics	40
	4.8	Internal clock characteristics	42
	4.9	PLL characteristics	44
	4.10	Memory characteristics	44
	4.11	NRST pin characteristics	44
	4.12	GPIO characteristics	45
	4.13	ADC characteristics	47
	4.14	Temperature sensor characteristics	48
	4.15	I2C characteristics	49
	4.16	SPI characteristics	50
	4.17	I2S characteristics	52
	4.18	USART characteristics	54
	4.19	TIMER characteristics	54
	4.20	WDGT characteristics	54
	4.21	Parameter conditions	55
5	Pac	ckage information	56
	5.1	LQFP48 package outline dimensions	56
	5.2	LQFP32 package outline dimensions	58
	5.3	QFN32 package outline dimensions	60
	5.4	QFN28 package outline dimensions	62
	5.5	TSSOP20 package outline dimensions	64





	5.6	Thermal characteristics	66
		dering informationdering information	
7	Re	vision history	68



List of Figures

Figure 2-1. GD32F310xx block diagram	2
Figure 2-2. GD32F310CxT6 LQFP48 pinouts	3
Figure 2-3. GD32F310KxT6 LQFP32 pinouts	3
Figure 2-4. GD32F310KxU6 QFN32 pinouts	4
Figure 2-5. GD32F310GxU6 QFN28 pinouts	4
Figure 2-6. GD32F310FxP6 TSSOP20 pinouts	5
Figure 2-7. GD32F310xx clock tree	8
Figure 4-1. Recommended power supply decoupling capacitors ⁽¹⁾	32
Figure 4-2. Typical supply current consumption in Run mode	37
Figure 4-3. Typical supply current consumption in Sleep mode	37
Figure 4-4. Recommended external NRST pin circuit	45
Figure 4-5. I/O port AC characteristics definition	46
Figure 4-6. I2C bus timing diagram	49
Figure 4-7. SPI timing diagram - master mode	50
Figure 4-8. SPI timing diagram - slave mode	51
Figure 4-9. I2S timing diagram - master mode	53
Figure 4-10. I2S timing diagram - slave mode	53
Figure 5-1. LQFP48 package outline	56
Figure 5-2. LQFP48 recommended footprint	57
Figure 5-3. LQFP32 package outline	58
Figure 5-4. LQFP32 recommended footprint	59
Figure 5-5. QFN32 package outline	60
Figure 5-6. QFN32 recommended footprint	61
Figure 5-7. QFN28 package outline	62
Figure 5-8. QFN28 recommended footprint	63
Figure 5-9. TSSOP20 package outline	64
Figure 5-10. TSSOP20 recommended footprint	65



List of Tables

Table 2-1. GD32F310xx devices features and peripheral list	1
Table 2-2. GD32F310xx memory map	6
Table 2-3. GD32F310CxT6 LQFP48 pin definitions	9
Table 2-4. GD32F310KxT6 LQFP32 pin definitions	12
Table 2-5. GD32F310KxU6 QFP32 pin definitions	14
Table 2-6. GD32F310GxU6 QFN28 pin definitions	16
Table 2-7. GD32F310FxP6 TSSOP20 pin definitions	17
Table 2-8. Port A alternate functions summary	20
Table 2-9. Port B alternate functions summary	21
Table 2-10. Port C alternate functions summary	22
Table 2-11. Port D alternate functions summary	22
Table 2-12. Port F alternate functions summary	23
Table 4-1. Absolute maximum ratings ⁽¹⁾⁽⁴⁾	31
Table 4-2. DC operating conditions	31
Table 4-3. Clock frequency ⁽¹⁾	32
Table 4-4. Operating conditions at Power up/ Power down ⁽¹⁾	32
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	32
Table 4-6. Power saving mode wakeup timings characteristics ⁽¹⁾⁽²⁾	32
Table 4-7.Power consumption characteristics ⁽²⁾⁽³⁾⁽³⁾⁽⁴⁾⁽⁵⁾	33
Table 4-8. Peripheral current consumption characteristics ⁽¹⁾	37
Table 4-9. EMS characteristics ⁽¹⁾	
Table 4-10. Power supply supervisor characteristics	39
Table 4-11. ESD characteristics ⁽¹⁾	40
Table 4-12. Static latch-up characteristics ⁽¹⁾	40
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	40
Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode)	40
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	41
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	41
Table 4-17. High speed internal clock (IRC8M) characteristics	42
Table 4-18. Low speed internal clock (IRC40K) characteristics	42
Table 4-19. High speed internal clock (IRC28M) characteristics	43
Table 4-20. High speed internal clock (IRC48M) characteristics	
Table 4-21. PLL characteristics	44
Table 4-22 Flash memory characteristics	44
Table 4-23. NRST pin characteristics	44
Table 4-24. I/O port DC characteristics ⁽¹⁾⁽³⁾	
Table 4-25. I/O port AC characteristics ⁽¹⁾⁽²⁾	46
Table 4-26. ADC characteristics	47
Table 4-27. ADC R _{AIN} max for f _{ADC} = 40 MHz ⁽¹⁾	47
Table 4-28. ADC dynamic accuracy at f _{ADC} = 28 MHz ⁽¹⁾	48





Table 4-29. ADC dynamic accuracy at f _{ADC} = 30 MHz ⁽¹⁾	48
Table 4-30.ADC dynamic accuracy at f _{ADC} = 36 MHz ⁽¹⁾	48
Table 4-31. ADC static accuracy at f _{ADC} = 14 MHz ⁽¹⁾	48
Table 4-32. Temperature sensor characteristics ⁽¹⁾	48
Table 4-33. I2C characteristics ⁽¹⁾⁽²⁾⁽³⁾	49
Table 4-34. Standard SPI characteristics	50
Table 4-35. I2S characteristics	52
Table 4-36. USART characteristics ⁽¹⁾	54
Table 4-37. TIMER characteristics ⁽¹⁾	54
Table 4-38. FWDGT min/max timeout period at 40 kHz (IRC40K) ⁽¹⁾	54
Table 4-39. WWDGT min-max timeout value at 36 MHz (f _{PCLK1}) ⁽¹⁾	55
Table 5-1. LQFP48 package dimensions	56
Table 5-2. LQFP32 package dimensions	58
Table 5-3. QFN32 package dimensions	60
Table 5-4. QFN28 package dimensions	62
Table 5-5. TSSOP20 package dimensions	64
Table 5-6. Package thermal characteristics ⁽¹⁾	66
Table 6-1. Part ordering code for GD32F310xx devices	68
Table 7-1. Revision history	69



1 General description

The GD32F310xx device belongs to the value line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features implement a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a powerful trace technology for enhanced application security and advanced debug support.

The GD32F310xx device incorporates the Arm® Cortex®-M4 32-bit processor core operating at 72 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, up to five general 16-bit timers, a PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, two I2Cs, an I2S, two USARTs.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F310xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.





2 Device overview

2.1 Device information


Table 2-1. GD32F310xx devices features and peripheral list

		GD32F310xx							
	Part Number		F6P6	F8P6	G8U6	K6T6	K8T6	K8U6	C8T6
Flash	Code area (KB)	16	32	64	64	32	64	64	64
Fla	Total (KB)	16	32	64	64	32	64	64	64
	SRAM (KB)	4	6	8	8	6	8	8	8
	General timer (16-	4	4	4	5	4	5	5	5
	bit)	(2,13,15,16)	(2,13,15,16)	(2,13,15,16)	(2,13-16)	(2,13,15,16)	(2,13-16)	(2,13-16)	(2,13-16)
	Advanced timer	1	1	1	1	1	1	1	1
Timers	(16-bit)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
Ξ̈́	SysTick	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1
	USART	1	2	2	2	2	2	2	2
		(0)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)
ţ.	I2C	1	1	2	2	1	2	2	2
Connectivity		(0)	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0-1)
nne	SPI	1	1	2	2	1	2	2	2
S		(0)	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0-1)
		1	1	1	1	1	1	1	1
	I2S	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
	GPIO	15	15	15	23	25	25	27	39
	EXTI		12	12	14	16	16	16	16
	Units	1	1	1	1	1	1	1	1
ADC	Channels (External)	9	9	9	10	10	10	10	10
	Channels (Internal)	3	3	3	3	3	3	3	3
	Package	7	rssop20)	QFN28	LQF	P32	QFN32	LQFP48



2.2 Block diagram

Figure 2-1. GD32F310xx block diagram





2.3 Pinouts and pin assignment

Figure 2-2. GD32F310CxT6 LQFP48 pinouts




Figure 2-3. GD32F310KxT6 LQFP32 pinouts






Figure 2-4. GD32F310KxU6 QFN32 pinouts




Figure 2-5. GD32F310GxU6 QFN28 pinouts







Figure 2-6. GD32F310FxP6 TSSOP20 pinouts






2.4 Memory map

Table 2-2. GD32F310xx memory map

Pre-defined					
Regions	Bus	Address	Peripherals		
		0xE000 0000 - 0xE00F FFFF	Cortex®-M4 internal peripherals		
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved		
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved		
	ALIDA	0x5004 0000 - 0x5FFF FFFF	Reserved		
	AHB1	0x5000 0000 - 0x5003 FFFF	Reserved		
		0x4800 1800 - 0x4FFF FFFF	Reserved		
		0x4800 1400 - 0x4800 17FF	GPIOF		
		0x4800 1000 - 0x4800 13FF	Reserved		
	AHB2	0x4800 0C00 - 0x4800 0FFF	GPIOD		
		0x4800 0800 - 0x4800 0BFF	GPIOC		
		0x4800 0400 - 0x4800 07FF	GPIOB		
		0x4800 0000 - 0x4800 03FF	GPIOA		
		0x4002 4400 - 0x47FF FFFF	Reserved		
		0x4002 4000 - 0x4002 43FF	Reserved		
		0x4002 3400 - 0x4002 3FFF	Reserved		
	AHB1	0x4002 3000 - 0x4002 33FF	CRC		
		0x4002 2400 - 0x4002 2FFF	Reserved		
		0x4002 2000 - 0x4002 23FF	FMC		
		0x4002 1400 - 0x4002 1FFF	Reserved		
Darinharala		0x4002 1000 - 0x4002 13FF	RCU		
Peripherals		0x4002 0400 - 0x4002 0FFF	Reserved		
		0x4002 0000 - 0x4002 03FF	DMA		
		0x4001 8000 - 0x4001 FFFF	Reserved		
		0x4001 5C00 - 0x4001 7FFF	Reserved		
		0x4001 4C00 - 0x4001 5BFF	Reserved		
		0x4001 4800 - 0x4001 4BFF	TIMER16		
		0x4001 4400 - 0x4001 47FF	TIMER15		
		0x4001 4000 - 0x4001 43FF	TIMER14		
		0x4001 3C00 - 0x4001 3FFF	Reserved		
	APB2	0x4001 3800 - 0x4001 3BFF	USART0		
		0x4001 3400 - 0x4001 37FF	Reserved		
		0x4001 3000 - 0x4001 33FF	SPI0/I2S0		
		0x4001 2C00 - 0x4001 2FFF	TIMER0		
		0x4001 2800 - 0x4001 2BFF	Reserved		
1		0x4001 2400 - 0x4001 27FF	ADC		
		0x4001 0800 - 0x4001 23FF	Reserved		
1		0x4001 0400 - 0x4001 07FF	EXTI		






Pro-defined Regions				ODOZI OTOXX Datasiic				
0x4001 0000 - 0x4001 03FF SYSCFG	Bus		Address	Peripherals				
0x4000 CC00 - 0x4000 FFFF	Regions		0x4001 0000 - 0x4001 03FF	SYSCFG				
0x4000 C800 - 0x4000 C8FF								
0x4000 C400 - 0x4000 C7FF Reserved				CTC				
0x4000 C000 - 0x4000 C3FF Reserved								
0x4000 8000 - 0x4000 BFFF Reserved								
0x4000 7C00 - 0x4000 7FFF Reserved								
0x4000 7400 - 0x4000 77FF Reserved			0x4000 7C00 - 0x4000 7FFF					
0x4000 7000 - 0x4000 73FF PMU 0x4000 6400 - 0x4000 640FF Reserved 0x4000 6000 - 0x4000 63FF Reserved 0x4000 5500 - 0x4000 5FFF Reserved 0x4000 5800 - 0x4000 5FFF 12C1 0x4000 5800 - 0x4000 5FFF 12C0 0x4000 5400 - 0x4000 5FFF 12C0 0x4000 4800 - 0x4000 5FFF Reserved 0x4000 4400 - 0x4000 47FF USART1 0x4000 3000 - 0x4000 3FF Reserved 0x4000 300 - 0x4000 3FFF Reserved 0x4000 3400 - 0x4000 3FFF Reserved 0x4000 300 - 0x4000 3FF Reserved 0x4000 300 - 0x4000 3FF Reserved 0x4000 200 - 0x4000 20FF WWDGT 0x4000 2800 - 0x4000 28FF RTC 0x4000 2800 - 0x4000 28FF TIMER13 0x4000 2000 - 0x4000 23FF TIMER13 0x4000 1000 - 0x4000 15FF Reserved 0x4000 1000 - 0x4000 15FF Reserved 0x4000 0000 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 07FF Reserved 0x4000 0000 - 0x4000 07FF Reserved 0x2000 0000 - 0x2000 3FF			0x4000 7800 - 0x4000 7BFF	Reserved				
0x4000 6400 - 0x4000 6FFF Reserved 0x4000 6000 - 0x4000 63FF Reserved 0x4000 5C00 - 0x4000 5FFF Reserved 0x4000 5800 - 0x4000 5FFF Reserved 0x4000 5800 - 0x4000 5FFF I2C1 0x4000 5800 - 0x4000 5FFF I2C0 0x4000 4800 - 0x4000 5FFF Reserved 0x4000 4400 - 0x4000 47FF USART1 0x4000 3000 - 0x4000 3FFF Reserved 0x4000 3C00 - 0x4000 3FFF Reserved 0x4000 3400 - 0x4000 3FFF Reserved 0x4000 3400 - 0x4000 3FF Reserved 0x4000 300 - 0x4000 3FF Reserved 0x4000 2C00 - 0x4000 3FF WWDGT 0x4000 2800 - 0x4000 2FFF WWDGT 0x4000 2800 - 0x4000 2FFF WWDGT 0x4000 2800 - 0x4000 2FF Reserved 0x4000 2000 - 0x4000 2FF Reserved 0x4000 2000 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 1FFF Reserved 0x4000 0000 - 0x4000 0FFF Reserved 0x4000 0000 - 0x4000 0FFF Reserved 0x4000 0000 - 0x4000 0FFF Reserved 0x2000 0000 - 0x2000 3FF			0x4000 7400 - 0x4000 77FF	Reserved				
0x4000 6000 - 0x4000 63FF Reserved			0x4000 7000 - 0x4000 73FF	PMU				
APB1			0x4000 6400 - 0x4000 6FFF	Reserved				
APB1 APB1 APB1 0x4000 5800 - 0x4000 5BFF			0x4000 6000 - 0x4000 63FF	Reserved				
APB1 APB1 0x4000 5400 - 0x4000 57FF			0x4000 5C00 - 0x4000 5FFF	Reserved				
APB1 Ox4000 4800 - 0x4000 53FF			0x4000 5800 - 0x4000 5BFF	I2C1				
APB1			0x4000 5400 - 0x4000 57FF	I2C0				
0x4000 4400 - 0x4000 47FF			0x4000 4800 - 0x4000 53FF	Reserved				
0x4000 3C00 - 0x4000 3FFF Reserved 0x4000 3800 - 0x4000 3BFF SPI1 0x4000 3400 - 0x4000 37FF Reserved 0x4000 3000 - 0x4000 37FF Reserved 0x4000 2C00 - 0x4000 2FFF WWDGT 0x4000 2800 - 0x4000 2FFF WWDGT 0x4000 2400 - 0x4000 2FFF RTC 0x4000 2400 - 0x4000 2FFF Reserved 0x4000 1400 - 0x4000 2FFF Reserved 0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 1FFF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 0FFF Reserved 0x4000 0000 - 0x4000 0FFF Reserved 0x2000 0000 - 0x2000 0FFF Reserved 0x2000 0000 - 0x1FFF FFFF Reserved 0x1FFF FC00 - 0x1FFF FFFF System memory 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x010 0000 - 0x07FF FFFF Reserved		APB1	0x4000 4400 - 0x4000 47FF	USART1				
0x4000 3800 - 0x4000 3BFF SPI1			0x4000 4000 - 0x4000 43FF	Reserved				
0x4000 3400 - 0x4000 37FF Reserved			0x4000 3C00 - 0x4000 3FFF	Reserved				
0x4000 3000 - 0x4000 33FF			0x4000 3800 - 0x4000 3BFF	SPI1				
0x4000 2C00 - 0x4000 2FFF WWDGT 0x4000 2800 - 0x4000 28FF RTC 0x4000 2400 - 0x4000 27FF Reserved 0x4000 2000 - 0x4000 23FF TIMER13 0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 07FF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF Reserved 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 3400 - 0x4000 37FF	Reserved				
0x4000 2800 - 0x4000 2BFF RTC			0x4000 3000 - 0x4000 33FF	FWDGT				
0x4000 2400 - 0x4000 27FF Reserved			0x4000 2C00 - 0x4000 2FFF	WWDGT				
0x4000 2000 - 0x4000 23FF TIMER13 0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF Reserved 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FFFF Option bytes 0x1FFF EC00 - 0x1FFF FFFF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 2800 - 0x4000 2BFF	RTC				
0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF Reserved 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FFFF Option bytes 0x1FFF EC00 - 0x1FFF FFFF System memory 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 2400 - 0x4000 27FF	Reserved				
0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF Reserved 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 2000 - 0x4000 23FF	TIMER13				
0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF Reserved 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FFFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 1400 - 0x4000 1FFF	Reserved				
0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF Reserved SRAM 0x2000 0000 - 0x2000 3FFF Reserved 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 1000 - 0x4000 13FF	Reserved				
0x4000 0000 - 0x4000 03FF Reserved SRAM 0x2000 0000 - 0x2000 3FFF Reserved 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FFFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 0800 - 0x4000 0FFF	Reserved				
SRAM 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 0400 - 0x4000 07FF	TIMER2				
SRAM 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 0000 - 0x4000 03FF	Reserved				
0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved	CDAM		0x2000 4000 - 0x3FFF FFFF	Reserved				
0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved	SKAM		0x2000 0000 - 0x2000 3FFF	SRAM				
Ox1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x1FFF FC00 - 0x1FFF FFFF	Reserved				
Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x1FFF F800 - 0x1FFF FBFF	Option bytes				
0x0800 0000 - 0x0801 FFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x1FFF EC00 - 0x1FFF F7FF	System memory				
0x0010 0000 - 0x07FF FFFF Reserved	Code		0x0802 0000 - 0x1FFF EBFF	Reserved				
			0x0800 0000 - 0x0801 FFFF	Main Flash memory				
0x0000 0000 - 0x000F FFFF Aliased to Flash or system memory			0x0010 0000 - 0x07FF FFFF	Reserved				
<u> </u>			0x0000 0000 - 0x000F FFFF	Aliased to Flash or system memory				



2.5 Clock tree

Figure 2-7. GD32F310xx clock tree



Note:

If the APB prescaler is 1, the timer clock frequencies are set to AHB frequency divide by 1. Otherwise, they are set to the AHB frequency divide by half of APB prescaler.

Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator IRC48M: Internal 48M RC oscillator IRC28M: Internal 28M RC oscillators



2.6 Pin definitions


2.6.1 GD32F310CxT6 LQFP48 pin definitions

Table 2-3. GD32F310CxT6 LQFP48 pin definitions

Pin I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
V _{BAT}	1	P		Default: V _{BAT}
PC13-				
TAMPER-	2	I/O		Default: PC13
RTC				Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
PC14-	3	I/O		Default: PC14
OSC32IN	<u> </u>	1/0		Additional: OSC32IN
PC15-	4	I/O		Default: PC15
OSC32OUT	4	1/0		Additional: OSC32OUT
				Default: PF0
PF0-OSCIN	5	I/O	5VT	Alternate: CTC_SYNC
				Additional: OSCIN
PF1-	6	I/O	5VT	Default: PF1
OSCOUT	б	1/0	571	Additional: OSCOUT
NRST	7	I/O		Default: NRST
Vssa	8	Р		Default: V _{SSA}
V _{DDA}	9	Р		Default: V _{DDA}
				Default: PA0
PA0-WKUP	10	I/O		Alternate: USART1_CTS, I2C1_SCL
				Additional: ADC_IN0, RTC_TAMP1, WKUP0
				Default: PA1
PA1	11	I/O		Alternate: USART1_RTS, I2C1_SDA, EVENTOUT
				Additional: ADC_IN1
				Default: PA2
PA2	12	I/O		Alternate: USART1_TX, TIMER14_CH0
				Additional: ADC_IN2
				Default: PA3
PA3	13	I/O		Alternate: USART1_RX, TIMER14_CH1
				Additional: ADC_IN3
				Default: PA4
PA4	14	I/O		Alternate: SPI0_NSS, I2S0_WS, USART1_CK,
FA4	14	1/0		TIMER13_CH0, SPI1_NSS
				Additional: ADC_IN4
				Default: PA5
PA5	15	I/O		Alternate: SPI0_SCK, I2S0_CK
				Additional: ADC_IN5
				Default: PA6
PA6	16	I/O		Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,
				TIMER0_BKIN, TIMER15_CH0, EVENTOUT



Pin Name Pin Type(1) I/O Level(2) Functions description PA7 17 I/O Additional: ADC_IN6 PA7 17 I/O Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0 EVENTOUT Additional: ADC_IN7 Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT Additional: ADC_IN8 Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9 PB2 20 I/O 5VT Default: PB1 Alternate: IPB10 A	
Default: PA7	
PA7	
PA7 17 I/O TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0_EVENTOUT Additional: ADC_IN7 PB0 18 I/O Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT Additional: ADC_IN8 PB1 19 I/O Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9 PB2 20 I/O 5VT Default: PB2 Default: PB10 Alternate: I2C1_SCL, SPI1_IO2	
EVENTOUT Additional: ADC_IN7	
Additional: ADC_IN7	,
PB0 18 I/O Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT Additional: ADC_IN8 PB1 19 I/O Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9 PB2 20 I/O 5VT Default: PB2 PB10 21 I/O 5VT Default: PB10 Alternate: I2C1_SCL, SPI1_IO2	
PB0 18 I/O Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT Additional: ADC_IN8 PB1 19 I/O Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9 PB2 20 I/O 5VT Default: PB2 PB10 21 I/O 5VT Default: PB10 Alternate: I2C1_SCL, SPI1_IO2	
PB0 18 I/O USART1_RX, EVENTOUT Additional: ADC_IN8 Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9 PB2 20 I/O 5VT Default: PB2 PB10 21 I/O 5VT Default: PB10 Alternate: I2C1_SCL, SPI1_IO2	
USART1_RX, EVENTOUT	
PB1 19 I/O Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9 PB2 20 I/O 5VT Default: PB2 PB10 21 I/O 5VT Default: PB10 Alternate: I2C1_SCL, SPI1_IO2	
PB1 19 I/O Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9 PB2 20 I/O 5VT Default: PB2 PB10 21 I/O 5VT Default: PB10 Alternate: I2C1_SCL, SPI1_IO2	
PB1 19 I/O TIMER0_CH2_ON, SPI1_SCK	
Additional: ADC_IN9	
PB2 20 I/O 5VT Default: PB2 PB10 21 I/O 5VT Default: PB10 Alternate: I2C1_SCL, SPI1_IO2	
PB10 21 I/O 5VT Default: PB10 Alternate: I2C1_SCL, SPI1_IO2	
PB10 21 I/O 5VT Alternate: I2C1_SCL, SPI1_IO2	
D-fIt-DD44	
PB11 22 I/O 5VT Default: PB11	
Alternate: I2C1_SDA, EVENTOUT, SPI1_IO3	
V _{SS} 23 P Default: V _{SS}	
V _{DD} 24 P Default: V _{DD}	
Default: PB12	
PB12 25 I/O 5VT Alternate: SPI1_NSS, TIMER0_BKIN, I2C1_SMBA	
EVENTOUT P. (. I. DD.(
PB13 26 I/O 5VT Alternate SPI4 SCI/ TIMERO CHO ON	
Alternate: SPI1_SCK, TIMER0_CH0_ON	
Default: PB14	
PB14 27 I/O 5VT Alternate: SPI1_MISO, TIMER0_CH1_ON,	
TIMER14_CH0 Default: PB15	
Alternate: SPI1_MOSI, TIMER0_CH2_ON,	
PB15 28 I/O 5VT TIMER14_CH0_ON, TIMER14_CH1	
Additional: RTC_REFIN, WKUP6	
Default: PA8	
PA8 29 I/O 5VT Alternate: USART0_CK, TIMER0_CH0, CK_OUT,	
USART1_TX, EVENTOUT,CTC_SYNC	
Default: PA9	
PA9 30 I/O 5VT Alternate: USART0_TX, TIMER0_CH1, TIMER14_	SKIN .
	,
Default: PA10	
PA10 31 I/O 5VT Alternate: USART0_RX, TIMER0_CH2, TIMER16_	3KIN,
I2C0_SDA	•
Default: PA11	
PA11 32 I/O 5VT Alternate: USARTO_CTS, TIMERO_CH3, EVENTO	JT,
SPI1_IO2	•





ODSZI STOAK Datas					
Pin Name Pins		Pin	I/O	Functions description	
		Type ⁽¹⁾	Level ⁽²⁾		
				Default: PA12	
PA12	33	I/O	5VT	Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT,	
				SPI1_IO3	
DA40	0.4	1/0	5) (T	Default: PA13	
PA13	34	I/O	5VT	Alternate: IFRP_OUT, SWDIO, SPI1_MISO	
DEC	25	1/0	C) /T	Default: PF6	
PF6	35	I/O	5VT	Alternate: I2C1_SCL	
PF7	36	I/O	5VT	Default: PF7	
FF7	30	1/0	371	Alternate: I2C1_SDA	
PA14	37	I/O	5VT	Default: PA14	
FA14	31	1/0	371	Alternate: USART1_TX, SWCLK, SPI1_MOSI	
				Default: PA15	
PA15	38	I/O	5VT	Alternate: SPI0_NSS, I2S0_WS, USART1_RX,	
				SPI1_NSS, EVENTOUT	
PB3	39) I/O	5VT	Default: PB3	
1 20				Alternate: SPI0_SCK, I2S0_CK, EVENTOUT	
	40	I/O	5VT	Default: PB4	
PB4				Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,	
				EVENTOUT	
			5VT	Default: PB5	
PB5	41	I/O		Alternate: SPI0_MOSI, I2S0_SD, I2C0_SMBA,	
				TIMER15_BKIN, TIMER2_CH1	
				Additional:WKUP5	
PB6	42	I/O	5VT	Default: PB6	
				Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON	
PB7	PB7 43	37 43 I/O	I/O	5VT	Default: PB7
				Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON	
BOOT0	44	I		Default: BOOT0	
PB8	45	I/O	5VT	Default: PB8	
		,, -		Alternate: I2C0_SCL, TIMER15_CH0	
				Default: PB9	
PB9	46	46 I/O	5VT	Alternate: I2C0_SDA, IFRP_OUT,TIMER16_CH0,	
				EVENTOUT, I2S0_MCK	
Vss	47	Р		Default: V _{SS}	
V_{DD}	48	Р		Default: V _{DD}	
	l .	l			

Notes:


- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.2 GD32F310KxT6 LQFP32 pin definitions

Table 2-4. GD32F310KxT6 LQFP32 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{DD}	1	P		Default: V _{DD}
				Default: PF0
PF0-OSCIN	2	I/O	5VT	Alternate: CTC_SYNC
				Additional: OSCIN
PF1-	_			Default: PF1
OSCOUT	3	I/O	5VT	Additional: OSCOUT
NRST	4	I/O		Default: NRST
V_{DDA}	5	Р		Default: V _{DDA}
				Default: PA0
PA0-WKUP	6	I/O		Alternate: USART1_CTS ⁽³⁾ , I2C1_SCL ⁽⁴⁾
				Additional: ADC_IN0, RTC_TAMP1, WKUP0
				Default: PA1
PA1	7	I/O		Alternate: USART1_RTS ⁽³⁾ , I2C1_SDA ⁽⁴⁾ , EVENTOUT
				Additional: ADC_IN1
				Default: PA2
PA2	8	I/O		Alternate: USART1_TX ⁽³⁾ , TIMER14_CH0
				Additional: ADC_IN2
				Default: PA3
PA3	9	I/O		Alternate: USART1_RX ⁽³⁾ , TIMER14_CH1
				Additional: ADC_IN3
				Default: PA4
PA4	10	I/O		Alternate: SPI0_NSS, I2S0_WS, USART1_CK ⁽³⁾ ,
				TIMER13_CH0, SPI1_NSS ⁽⁴⁾
				Additional: ADC_IN4
545				Default: PA5
PA5	11	I/O		Alternate: SPI0_SCK, I2S0_CK
				Additional: ADC_IN5 Default: PA6
				Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,
PA6	12	I/O		TIMERO_BRKIN, TIMER15_CH0, EVENTOUT
				Additional: ADC_IN6
				Default: PA7
				Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1,
PA7	13	I/O		TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0,
. ,	.0	., 0		EVENTOUT
				Additional: ADC_IN7
				Default: PB0
DDA	4.4	1/0		Alternate: TIMER2_CH2, TIMER0_CH1_ON,
PB0	14	I/O		USART1_RX ⁽³⁾ , EVENTOUT
				Additional: ADC_IN8
PB1	15	I/O		Default: PB1
FDI	เอ	1/0		Alternate: TIMER2_CH3, TIMER13_CH0,





Pin Name	Pins	Pin	1/0	Functions description		
		Type ⁽¹⁾	Level ⁽²⁾	·		
				TIMER0_CH2_ON, SPI1_SCK ⁽⁴⁾		
	40			Additional: ADC_IN9		
V _{SS}	16	P _		Default: Vss		
V _{DD}	17	Р		Default: V _{DD}		
546	40		=\ (T	Default: PA8		
PA8	18	I/O	5VT	Alternate: USARTO_CK, TIMERO_CHO, CK_OUT,		
				USART1_TX ⁽³⁾ , EVENTOUT, CTC_SYNC		
DAG	40	1/0	E) /T	Default: PA9		
PA9	19	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, I2C0_SCL		
				Default: PA10		
PA10	20	I/O	5VT	Alternate: USARTO_RX, TIMERO_CH2,		
PATO	20	1/0	501	TIMER16_BRKIN, I2C0_SDA		
				·		
DA44	04	1/0	E) /T	Default: PA11		
PA11	21	I/O	5VT	Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 ⁽⁴⁾		
				Default: PA12		
PA12	22	I/O	5VT	Alternate: USARTO_RTS, TIMERO_ETI, EVENTOUT,		
FAIZ	22	1/0		SPI1_IO3 ⁽⁴⁾		
				Default: PA13		
PA13	23	I/O	5VT	Alternate: SWDIO, IFRP_OUT, SPI1_MISO ⁽⁴⁾		
				Default: PA14		
PA14	24	I/O	5VT	Alternate: USART1_TX ⁽³⁾ , SWCLK, SPI1_MOSI ⁽⁴⁾		
				Default: PA15		
PA15	25	I/O	5VT	Alternate: SPI0_NSS, I2S0_WS, USART1_RX ⁽³⁾ ,		
				SPI1_NSS ⁽⁴⁾ , EVENTOUT		
PB3	26	I/O	5VT	Default: PB3		
1 65	20	1/0	371	Alternate: SPI0_SCK, I2S0_CK, EVENTOUT		
				Default: PB4		
PB4	27	I/O	5VT	Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,		
				EVENTOUT		
				Default: PB5		
PB5	PB5 28		5VT	Alternate: SPI0_MOSI, I2S0_SD, I2C0_SMBA,		
				TIMER15_BRKIN, TIMER2_CH1		
				Additional: WKUP5		
PB6	29	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON		
				Default: PB7		
PB7	30	I/O	5VT	Alternate:I2C0_SDA, USART0_RX,TIMER16_CH0_ON		
BOOT0	31	ı		Default: BOOT0		
Vss	32	P		Default: Vss		
v SS	JZ	ſ		Delault. V55		

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F310K8/6 devices.



(4) Functions are available on GD32F310K8 devices only.

2.6.3 GD32F310KxU6 QFN32 pin definitions

Table 2-5. GD32F310KxU6 QFP32 pin definitions

		Pin	I/O			
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description		
V_{DD}	1	P		Default: V _{DD}		
				Default: PF0		
PF0-OSCIN	2	I/O	5VT	Alternate: CTC_SYNC		
				Additional: OSCIN		
PF1-				Default: PF1		
OSCOUT	3	I/O	5VT	Additional: OSCOUT		
NRST	4	I/O		Default: NRST		
V_{DDA}	5	Р		Default: V _{DDA}		
				Default: PA0		
PA0-WKUP	6	I/O		Alternate: USART1_CTS, I2C1_SCL		
				Additional: ADC_IN0, RTC_TAMP1, WKUP0		
				Default: PA1		
PA1	7	I/O		Alternate: USART1_RTS, I2C1_SDA, EVENTOUT		
				Additional: ADC_IN1		
				Default: PA2		
PA2	8	I/O		Alternate: USART1_TX, TIMER14_CH0		
				Additional: ADC_IN2		
				Default: PA3		
PA3	9	I/O		Alternate: USART1_RX, TIMER14_CH1		
				Additional: ADC_IN3		
				Default: PA4		
PA4	10	I/O		Alternate: SPI0_NSS, I2S0_WS, USART1_CK,		
1 / (-)	10	., 0		TIMER13_CH0, SPI1_NSS		
				Additional: ADC_IN4		
				Default: PA5		
PA5	11	I/O		Alternate: SPI0_SCK, I2S0_CK		
				Additional: ADC_IN5		
				Default: PA6		
PA6	12	I/O		Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,		
				TIMER0_BKIN, TIMER15_CH0, EVENTOUT		
				Additional: ADC_IN6		
				Default: PA7		
	DA7 10 10			Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1,		
PA7	13	I/O		TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0,		
				EVENTOUT		
				Additional: ADC_IN7		
				Default: PB0		
PB0	14	I/O		Alternate: TIMER2_CH2, TIMER0_CH1_ON,		
				USART1_RX, EVENTOUT		
				Additional: ADC_IN8		



				GD32F3T0XXDatasnee			
Pin Name	Pins	Pin	I/O	Functions description			
I III Naille		Type ⁽¹⁾	Level ⁽²⁾	i dilodolis description			
PB1	15	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9			
PB2	16	I/O	5VT	Default: PB2			
V _{DD}	17	P	071	Default: V _{DD}			
PA8	18	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT,CTC_SYNC			
PA9	19	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN , I2C0_SCL			
PA10	20	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA			
PA11	21	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2			
PA12	22	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3			
PA13	23	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO			
PA14	24	I/O	5VT	Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI			
PA15	25	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART1_RX, SPI1_NSS, EVENTOUT			
PB3	26	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, I2S0_CK, EVENTOUT			
PB4	27	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, EVENTOUT			
PB5	28	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI, I2S0_SD, I2C0_SMBA, TIMER15_BKIN, TIMER2_CH1 Additional:WKUP5			
PB6	29	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON			
PB7	30	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON			
воото	31	I		Default: BOOT0			
PB8	32	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0			

Notes:



- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.4 GD32F310GxU6 QFN28 pin definitions

Table 2-6. GD32F310GxU6 QFN28 pin definitions

		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
воото	1	I		Default: BOOT0
				Default: PF0
PF0-OSCIN	2	I/O	5VT	Alternate: CTC_SYNC
				Additional: OSCIN
PF1-	0	1/0	E) /T	Default: PF1
OSCOUT	3	I/O	5VT	Additional: OSCOUT
NRST	4	I/O		Default: NRST
V_{DDA}	5	Р		Default: V _{DDA}
				Default: PA0
PA0-WKUP	6	I/O		Alternate: USART1_CTS, I2C1_SCL
				Additional: ADC_IN0, RTC_TAMP1, WKUP0
				Default: PA1
PA1	7	I/O		Alternate: USART1_RTS, I2C1_SDA, EVENTOUT
				Additional: ADC_IN1
				Default: PA2
PA2	8	I/O		Alternate: USART1_TX, TIMER14_CH0
				Additional: ADC_IN2
				Default: PA3
PA3	9	I/O		Alternate: USART1_RX, TIMER14_CH1
				Additional: ADC_IN3
				Default: PA4
PA4	10	I/O		Alternate: SPI0_NSS, I2S0_WS, USART1_CK,
1 / 4	10	1/0		TIMER13_CH0, SPI1_NSS
				Additional: ADC_IN4
				Default: PA5
PA5	11	I/O		Alternate: SPI0_SCK, I2S0_CK
				Additional: ADC_IN5
				Default: PA6
PA6	12	I/O		Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,
17.0		., 0		TIMER0_BKIN, TIMER15_CH0, EVENTOUT
				Additional: ADC_IN6
				Default: PA7
				Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1,
PA7	13	I/O		TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0,
				EVENTOUT
				Additional: ADC_IN7
				Default: PB0
PB0	14	I/O		Alternate: TIMER2_CH2, TIMER0_CH1_ON,
				USART1_RX, EVENTOUT



		Pin	I/O	ODSZI STOXX Datasitee
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
		Турс	Level	Additional, ADC INIO
				Additional: ADC_IN8
				Default: PB1
PB1	15	I/O		Alternate: TIMER2_CH3, TIMER13_CH0,
				TIMERO_CH2_ON, SPI1_SCK
	40	-		Additional: ADC_IN9
V _{SS}	16	P		Default: Vss
V _{DD}	17	Р		Default: V _{DD}
				Default: PA8
PA8	18	I/O	5VT	Alternate: USARTO_CK, TIMERO_CH0, CK_OUT,
				USART1_TX, EVENTOUT,CTC_SYNC
				Default: PA9
PA9	19	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN,
				I2C0_SCL
				Default: PA10
PA10	20	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN,
				I2C0_SDA
PA13	21	I/O	5VT	Default: PA13
PAIS	21	1/0	571	Alternate: IFRP_OUT, SWDIO, SPI1_MISO
DA44	22	I/O	5VT	Default: PA14
PA14	22	1/0	571	Alternate: USART1_TX, SWCLK, SPI1_MOSI
				Default: PA15
PA15	23	I/O	5VT	Alternate: SPI0_NSS, I2S0_WS, USART1_RX,
				SPI1_NSS, EVENTOUT
PB3	24	I/O	5VT	Default: PB3
F B3	24	1/0	371	Alternate: SPI0_SCK, I2S0_CK, EVENTOUT
				Default: PB4
PB4	25	I/O	5VT	Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,
				EVENTOUT
				Default: PB5
DDE	PB5 26 I/O		5VT	Alternate: SPI0_MOSI, I2S0_SD, I2C0_SMBA,
F B3			371	TIMER15_BKIN, TIMER2_CH1
				Additional:WKUP5
PB6	27	I/O	5VT	Default: PB6
F DU	۷1	1/0	371	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	28	I/O	5VT	Default: PB7
г Б /	20	1/0	371	Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

2.6.5 GD32F310FxP6 TSSOP20 pin definitions

Table 2-7. GD32F310FxP6 TSSOP20 pin definitions



		D:	1/0	GD32F3T0XX DataStiee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
воото	1	1		Default: BOOT0
				Default: PF0
PF0-OSCIN	2	I/O	5VT	Alternate: CTC_SYNC
				Additional: OSCIN
PF1-		1/0	-> / -	Default: PF1
OSCOUT	3	I/O	5VT	Additional: OSCOUT
NRST	4	I/O		Default: NRST
V_{DDA}	5	Р		Default: V _{DDA}
				Default: PA0
				Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ ,
PA0-WKUP	6	I/O		I2C1_SCL ⁽⁵⁾
				Additional: ADC_IN0, RTC_TAMP1, WKUP0
				Default: PA1
		.,-		Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ ,
PA1	7	I/O		I2C1_SDA ⁽⁵⁾ , EVENTOUT
				Additional: ADC_IN1
				Default: PA2
				Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ ,
PA2	8	I/O		TIMER14_CH0
				Additional: ADC_IN2
				Default: PA3
D.4.0	•	I/O		Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,
PA3	9			TIMER14_CH1
				Additional: ADC_IN3
				Default: PA4
PA4	10	I/O		Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ ,
PA4	10	1/0		USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾
				Additional: ADC_IN4
				Default: PA5
PA5	11	I/O		Alternate: SPI0_SCK, I2S0_CK
				Additional: ADC_IN5
				Default: PA6
PA6	12	I/O		Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,
1710	12	.,,		TIMER0_BKIN, TIMER15_CH0, EVENTOUT
				Additional: ADC_IN6
				Default: PA7
				Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1,
PA7	13	I/O		TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0,
				EVENTOUT
				Additional: ADC_IN7
				Default: PB1
PB1	14	I/O		Alternate: TIMER2_CH3, TIMER13_CH0,
				TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾
				Additional: ADC_IN9
V_{SS}	15	Р		Default: V _{SS}



GD32F310xx Datasheet

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
V_{DD}	16	Р		Default: V _{DD}	
PA9	17	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN ,	
PA10	18	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA	
PA13	19	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾	
PA14	20	I/O	5VT	Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾	

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F310F4 devices only.
- (4) Functions are available on GD32F310F8/6 devices.
- (5) Functions are available on GD32F310F8 devices.



2.6.6 GD32F310xx pin alternate functions

Table 2-8. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PA0		USARTO_CTS ⁽¹⁾ USART1_CTS ⁽²⁾			I2C1_SCL ⁽³⁾		
PA1	EVENTOUT	USARTO_RTS ⁽¹⁾ USART1_RTS ⁽²⁾			I2C1_SDA ⁽³⁾		
PA2	TIMER14_C H0	USARTO_TX ⁽¹⁾ USART1_TX ⁽²⁾					
PA3	TIMER14_C H1	USARTO_RX ⁽¹⁾ USART1_RX ⁽²⁾					
PA4	SPI0_NSS/ I2S0_WS	USART0_CK ⁽¹⁾ USART1_CK ⁽²⁾			TIMER13_C H0		SPI1_NSS ⁽
PA5	SPI0_SCK/ I2S0_CK						
PA6	SPI0_MISO/I 2S0_MCK	TIMER2_CH0	TIMER0_BKIN			TIMER1 5_CH0	EVENTOU T
PA7	SPI0_MOSI/ I2S0_SD	TIMER2_CH1	TIMER0_CH0 _ON		TIMER13_C H0	TIMER1 6_CH0	EVENTOU T
PA8	CK_OUT	USARTO_CK	TIMER0_CH0	EVENTO UT	USART1_T X ⁽²⁾		CTC_SYN C
PA9	TIMER14_B KIN	USART0_TX	TIMER0_CH1		I2C0_SCL		
PA10	TIMER16_B KIN	USART0_RX	TIMER0_CH2		I2C0_SDA		
PA11	EVENTOUT	USART0_CTS	TIMER0_CH3				SPI1_IO2 ⁽³⁾
PA12	EVENTOUT	USART0_RTS	TIMER0_ETI				SPI1_IO3 ⁽³⁾
PA13	SWDIO	IFRP_OUT					SPI1_MIS O ⁽³⁾
PA14	SWCLK	USART0_TX ⁽¹⁾ USART1_TX ⁽²⁾					SPI1_MOS I ⁽³⁾
PA15	SPI0_NSS/ I2S0_WS	USARTO_RX ⁽¹⁾ USART1_RX ⁽²⁾		EVENTO UT			SPI1_NSS ⁽



Table 2-9. Port B alternate functions summary

			ions summary				
Pin Nam e	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PB0	EVENTOUT	TIMER2_CH2	TIMER0_CH1_ON		USART1 _RX ⁽²⁾		
PB1	TIMER13_CH 0	TIMER2_CH3	TIMER0_CH2_ON				SPI1_SCK ⁽
PB2							
PB3	SPI0_SCK / I2S0_CK	EVENTOUT					
PB4	SPI0_MISO / I2S0_MCK	TIMER2_CH0	EVENTOUT				
PB5	SPI0_MOSI / I2S0_SD	TIMER2_CH1	TIMER15_BKIN	I2C0_SMB A			
PB6	USART0_TX	I2C0_SCL	TIMER15_CH0_O N				
PB7	USARTO_RX	I2C0_SDA	TIMER16_CH0_O N				
PB8		I2C0_SCL	TIMER15_CH0				
PB9	IFRP_OUT	I2C0_SDA	TIMER16_CH0	EVENTOU T		I2S0_M CK	
PB10		I2C0_SCL ⁽¹⁾ I2C1_SCL ⁽³⁾					SPI1_IO2 ⁽³⁾
PB11	EVENTOUT	I2C0_SDA ^{(1),} I2C1_SDA ⁽³⁾					SPI1_IO3 ⁽³⁾
PB12	SPI0_NSS ⁽¹⁾ SPI1_NSS ⁽³⁾	EVENTOUT	TIMER0_BKIN		I2C1_SM BA ⁽³⁾		
PB13	SPI0_SCK ⁽¹⁾ SPI1_SCK ⁽³⁾		TIMER0_CH0_ON				
PB14	SPI0_MISO ⁽¹⁾ SPI1_MISO ⁽³⁾	TIMER14_CH 0	TIMER0_CH1_ON				
PB15	SPI0_MOSI ⁽¹⁾ SPI1_MOSI ⁽³⁾	TIMER14_CH 1	TIMER0_CH2_ON	TIMER14_ CH0_ON			



Table 2-10. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PC0	EVENTOUT						
PC1	EVENTOUT						
PC2	EVENTOUT						
PC3	EVENTOUT						
PC4	EVENTOUT						
PC5							
PC6	TIMER2_CH0		I2S0_MCK				
PC7	TIMER2_CH1						
PC8	TIMER2_CH2						
PC9	TIMER2_CH3						
PC10							
PC11							
PC12							
PC13							
PC14							
PC15			_				-

Table 2-11. Port D alternate functions summary

Pin	2 THE OIL D			-			
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PD0							
PD1							
PD2	TIMER2_ETI						
PD3							
PD4							
PD5							
PD6							
PD7							
PD8							
PD9							
PD10							
PD11							
PD12							
PD13							
PD14							
PD15							



Table 2-12. Port F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PF0	CTC_SYNC						
PF1							
PF2							
PF3							
PF4	EVENTOUT						
PF5	EVENTOUT						
PF6	I2C0_SCL ⁽¹⁾						
	I2C1_SCL ⁽³⁾						
PF7	I2C0_SDA ⁽¹⁾						
	I2C1_SDA ⁽³⁾						
PF8							
PF9							
PF10							
PF11							
PF12							
PF13							
PF14							
PF15							

Notes:

- (1) Functions are available on GD32F310x4 devices only.
- (2) Functions are available on GD32F310x8/6 devices.
- (3) Functions are available on GD32F310x8 devices.



3 Functional description

3.1 Arm[®] Cortex[®]-M4 core

The Arm® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit Arm® Cortex®-M4 processor core:

- Up to 72 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the Armv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire Debug Port (SW-DP)
- Trace Port Interface Unit (TPIU)

3.2 On-chip memory

- Up to 64 Kbytes of Flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. *Table 2-2. GD32F310xx memory map* shows the memory map of the GD32F310xx series of devices, including code, SRAM, peripheral, and other predefined regions.



3.3 Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 28 MHz RC oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB, APB2 and APB1 domains is 72 MHz/36 MHz/36 MHz. See <u>Figure 2-7. GD32F310xx clock tree</u> for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA14 and PA15).



3.5 Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC tamper and timestamp, LVD output and USART wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6 Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.86 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

One 12-bit 2.86 MSPS multi-channel ADCs are integrated in the device. It has a total of 19 multiplexed channels: 10 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for battery voltage (V_{BAT}). The input voltage range is between V_{SSA} and V_{DDA}. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMER2) and the advanced timer (TIMER0) with internal connection. The temperature sensor can be



used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7 DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs and I2S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.8 General-purpose inputs/outputs (GPIOs)

- Up to 39 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 39 general purpose I/O pins (GPIO) in GD32F310xx, named PA0 ~ PA15 and PB0 ~ PB15, PC13 ~ PC15, PF0, PF1, PF6, PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (pushpull, open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.9 Timers and PWM generation

- One 16-bit advanced timer (TIMER0) and five 16-bit general timers (TIMER2, TIMER13 ~ TIMER16)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match



- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned mode) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The GD32F310xx have two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.10 Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction



- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 0.954 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

3.11 Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides different data transfer rates: up to 100 KHz in standard mode, up to 400 KHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.12 Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.



3.13 Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 4.5 MB/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.14 Inter-IC sound (I2S)

- One I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI0
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F310xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI0. The audio sampling frequency from 8 KHz to 192 KHz is supported with less than 0.5% accuracy error.

3.15 Debug mode

Serial wire debug port (SW-DP)

Debug capabilities can be accessed by a debug tool via serial wire.

3.16 Package and operation temperature

- LQFP48 (GD32F310Cx), LQFP32 (GD32F310KxT6), QFN32 (GD32F310KxU6), QFN28 (GD32F310GxU6) and TSSOP20 (GD32F310FxP6)
- Operation temperature range: -40°C to +85°C (industrial level)



4 Electrical characteristics

4.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1)(4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	Vss - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V_{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	V
V	Input voltage on 5V tolerant pin(3)	V _{SS} - 0.3	V _{DD} + 3.6	V
Vin	Input voltage on other I/O	Vss - 0.3	3.6	V
$ \Delta V_{DDx} $	Variations between different V _{DD} power pins —		50	mV
V _{SSX} -V _{SS}	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pin	_	±25	mA
TA	Operating temperature range	-40	+85	°C
	Power dissipation at T _A = 85°C of LQFP48	_	574	
	Power dissipation at T _A = 85°C of LQFP32	_	724	
P _D	Power dissipation at T _A = 85°C of QFN32	_	939	mW
	Power dissipation at T _A = 85°C of QFN28	_	845	
	Power dissipation at T _A = 85°C of TSSOP20	_	595	
T _{STG}	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

⁽¹⁾ Guaranteed by design, not tested in production.

4.2 Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage	_	2.6	3.3	3.6	V
V _{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage		1.8	_	3.6	V

⁽¹⁾ Based on characterization, not tested in production.


⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 5.5 V.

⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.



Figure 4-1. Recommended power supply decoupling capacitors(1)



(1) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK1}	AHB1 clock frequency	_	0	72	MHz
f _{HCLK2}	AHB2 clock frequency	_	0	72	MHz
f _{APB1}	APB1 clock frequency	_	0	36	MHz
f _{APB2}	APB2 clock frequency	_	0	36	MHz

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down(1)

Symbol	Parameter	Conditions	Min	Max	Unit
	V _{DD} rise time rate		0	8	us /V
t∨DD	V _{DD} fall time rate		20	8	μs /V

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions(1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
4	Start-up time	Clock source from HXTAL	33.2	200
Tstart-up		Clock source from IRC8M	31.8	ms

⁽¹⁾ Based on characterization, not tested in production.

Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
t _{Sleep} Wakeup from Sleep mode		2.8	
4-	Wakeup from Deep-sleep mode (LDO On)	3.6	μs
tDeep-sleep	Wakeup from Deep-sleep mode (LDO in low power mode)	3.6	
tStandby	Wakeup from Standby mode	31.6	ms

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ After power-up, the start-up time is the time between the rising edge of NRST high and the main function.

⁽³⁾ PLL is off.



(2) The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.

4.3 Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.


Table 4-7.Power consumption characteristics (2)(3)(3)(4)(5)

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 72 MHz, All peripherals enabled	_	14.64	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 72 MHz, All peripherals disabled	_	10.91	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 48 MHz, All peripherals enabled	_	10.29	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 48 MHz, All peripherals disabled	_	7.80	_	mA
	Supply current (Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 36 MHz, All peripherals enabled	_	8.10	_	mA
I _{DD} + I _{DDA}		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 36 MHz, All peripherals disabled	_	6.23	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 24 MHz, All peripherals enabled	_	5.91	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 24 MHz, All peripherals disabled	_	4.67	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 16 MHz, All peripherals enabled	_	4.45	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 16 MHz, All peripherals disabled	_	3.62	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 8 MHz, All peripherals enabled	_	3.01	_	mA



GD32F310xx Datasheet

	Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
	- Cymbol	T dramotor			. 76	Mux	Oint
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz,		2.51		mA
			System clock = 8 MHz, All peripherals		2.01		ША
			disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 4 MHz,		1.11		mA
			System clock = 4 MHz, All peripherals		1.11	_	IIIA
			enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 4 \text{ MHz},$		0.00		
			System clock = 4 MHz, All peripherals	_	0.86		mA
			disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 2 \text{ MHz,}$				
			System clock = 2 MHz, All peripherals	_	0.7	_	mA
			enabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 2 \text{ MHz,}$				
			System clock = 2 MHz, All peripherals	_	0.58	_	mA
			disabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 72 MHz, All	_	9.03	_	mA
			peripherals enabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 72 MHz, All	_	4.77	_	mA
			peripherals disabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 48 MHz, All	_	6.53	_	mA
			peripherals enabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 48 MHz, All	_	3.69	_	mA
			peripherals disabled				
		Committee accomment	VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
		Supply current	CPU clock off, System clock = 36 MHz, All	_	5.27	_	mA
		(Sleep mode)	peripherals enabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 36 MHz, All	_	3.14	_	mA
			peripherals disabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 24 MHz, All	_	4.01	_	mA
			peripherals enabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 24 MHz, All	_	2.60	_	mA
			peripherals disabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 16 MHz, All	_	3.18	_	mA
			peripherals enabled				
1		i				<u> </u>	i





		ODUZI (0.10.0.	
Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
		CPU clock off, System clock = 16 MHz, All	_	2.23	_	mΑ
		peripherals disabled				
		VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
		CPU clock off, System clock = 8 MHz, All	_	2.38	_	mΑ
		peripherals enabled				
		VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
		CPU clock off, System clock = 8 MHz, All	_	1.82	_	mΑ
		peripherals disabled				
		VDD = VDDA = 3.3 V, HXTAL = 4 MHz,				
		CPU clock off, System clock = 4 MHz, All	_	0.77	_	mΑ
		peripherals enabled				
		VDD = VDDA = 3.3 V, HXTAL = 4 MHz,				
		CPU clock off, System clock = 4 MHz, All		0.49		mΑ
		-		0.10		1117 (
		peripherals disabled				
		VDD = VDDA = 3.3 V, HXTAL = 2 MHz,		0.52		mΑ
		CPU clock off, System clock = 2 MHz, All		0.52	_	ША
		peripherals enabled				
		VDD = VDDA = 3.3 V, HXTAL = 2 MHz,		0.00		A
		CPU clock off, System clock =2 MHz, All		0.38	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in normal power		470.00	000.00	
		and normal driver mode, IRC40K off, RTC		172.26	330.00	μA
		off, All GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power and}$				
	Supply current	normal driver mode, IRC40K off, RTC off,	_	120.37	278.11 ⁽¹⁾	μA
	(Deep-sleep	All GPIOs analog mode				
	mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in normal power}$			40	
	,	and low driver mode, IRC40K off, RTC off,	_	146.29	304.03 ⁽¹⁾	μA
		All GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and				
		low driver mode, IRC40K off, RTC off, All	_	94.66	252.40 ⁽¹⁾	μΑ
		GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$	_	6.96	13.16 ⁽¹⁾	μA
		RTC on		0.00	10110	J= \
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$		6.63	12.83 ⁽¹⁾	μA
	Supply current	RTC off		0.00	12.00	μ/ι
	(Standby mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K off,}$		5.90	12.10	μA
		RTC off, VDDA Monitor on		0.50	12.10	μΛ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K off,}$		3 60	0 80(1)	11.0
		RTC off, VDDA Monitor off		3.69	9.89 ⁽¹⁾	μA
	5	V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on				
			1	1	1	ì
I _{BAT}	Battery supply current	with external crystal, RTC on, LXTAL High	_	2.32	_	μΑ




GD32F310xx Datasheet

	GD321			-3 TUXX DataSHE			1001
Sym	bol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		_	V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving	_	2.10	_	μА
			V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving	_	1.85		μA
			V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving		1.90		μΑ
			V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	_	1.68	_	μΑ
			V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	_	1.44		μA
			V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	_	1.47		μΑ
			V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	_	1.24	_	μA
			V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving		1.01	l	μA
			V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving		1.32		μΑ
			V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	_	1.12	_	μA
			V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	_	0.88	_	μΑ

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for T_A = 25 $^{\circ}C$ and test result is mean value.
- When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.





16

24

System clock (MHz)

36

48

72

Figure 4-2. Typical supply current consumption in Run mode

Figure 4-3. Typical supply current consumption in Sleep mode

8

0.7

0.58

2

0.86




Table 4-8. Peripheral current consumption characteristics(1)

<u> </u>							
	Peripherials ⁽³⁾	Typical consumption ⁽¹⁾	Unit				
A L ID 4	CRC	0.10					
AHB1	DMA	0.32	mA				
AHB2	GPIOF	0.11					



	Peripherials ⁽³⁾	Typical consumption ⁽¹⁾	Unit
	GPIOD	0.10	
	GPIOC	0.13	
	GPIOB	0.13	
	GPIOA	0.13	
	TIMER16	0.24	
	TIMER15	0.24	
	TIMER14	0.31	
APB2	USART0	0.41	
	TIMER0	0.50	
	SPI0	0.19	
	ADC ⁽²⁾	0.91	
	PMU	0.31	
	I2C1	0.17	
	I2C0	0.17	
	USART1	0.15	
APB1	SPI1	0.12	
	WWDGT	0.11	
	TIMER13	0.15	
	TIMER2	0.29	
	1280	0.17	

⁽¹⁾ Based on characterization, not tested in production.

4.4 EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in *Table 4-9. EMS characteristics*(1), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-9. EMS characteristics(1)

Symbol	Parameter	Conditions	Level/Class
	Voltage applied to all device pine to	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C},$	
V _{ESD}	Voltage applied to all device pins to induce a functional disturbance	LQFP48, f _{HCLK} = 72 MHz	ЗА
		conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	$V_{DD} = 3.3 \text{ V}, T_A = 25 \text{ °C},$	
V _{FTB}	induce a functional disturbance through	LQFP48, f _{HCLK} = 72 MHz	ЗА
	100 pF on V_{DD} and V_{SS} pins	conforms to IEC 61000-4-4	

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ System clock = f_{HCLK} = 72 MHz, f_{APB1} = $f_{HCLK}/2$, f_{APB2} = f_{HCLK} , f_{ADCCLK} = $f_{APB2}/2$, ADCON bit is set to 1.

⁽³⁾ If there is no other description, then HXTAL = 8 MHz, System clock = f_{HCLK} = 72 MHz, f_{APB1} = $f_{HCLK}/2$, f_{APB2} = f_{HCLK} .



4.5 Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT[2:0] = 000, rising edge	_	2.15	_	V
		LVDT[2:0] = 000, falling edge	_	2.04	_	V
		LVDT[2:0] = 001, rising edge	_	2.30	_	V
		LVDT[2:0] = 001, falling edge	_	2.20	_	V
		LVDT[2:0] = 010, rising edge	_	2.44	_	V
		LVDT[2:0] = 010, falling edge	_	2.34	_	V
		LVDT[2:0] = 011, rising edge	_	2.57	_	V
V _{LVD} ⁽¹⁾	Low Voltage Detector Threshold	LVDT[2:0] = 011, falling edge	_	2.46	_	V
VLVD('')		LVDT[2:0] = 100, rising edge	_	2.72	_	V
		LVDT[2:0] = 100, falling edge	_	2.61	_	V
		LVDT[2:0] = 101, rising edge	_	2.86	_	V
		LVDT[2:0] = 101, falling edge	_	2.74	_	V
		LVDT[2:0] = 110, rising edge	_	3.00	_	V
		LVDT[2:0] = 110, falling edge	_	2.88	_	V
		LVDT[2:0] = 111, rising edge	_	3.14	_	V
		LVDT[2:0] = 111, falling edge	_	3.03	_	V
V _{LVDhyst} ⁽²⁾	LVD hysteresis	_	_	100	_	mV
V _{POR} ⁽¹⁾	Power on reset		_	2.38	_	V
) (4)	threshold Power down reset			4.01		
V _{PDR} ⁽¹⁾	threshold	_	_	1.84	_	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis			600		mV
trsttempo ⁽²⁾	Reset temporization		_	2	_	ms

⁽¹⁾ Based on characterization, not tested in production.

4.6 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up

⁽²⁾ Guaranteed by design, not tested in production.



(LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	Electrostatic discharge	T _A = 25 °C;			2000	V
VESD(HBM)	voltage (human body model)	JS-001-2017	_	_		v
\/	Electrostatic discharge	T _A = 25 °C;			F00	\/
VESD(CDM)	voltage (charge device model)	JS-002-2018	_	_	500	V

⁽¹⁾ Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
111	I-test	- T _A = 25 °C; JESD78D -	_	_	±200	mA
LU	V _{supply} over voltage				5.4	V

⁽¹⁾ Based on characterization, not tested in production.

4.7 External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL} ⁽¹⁾	Crystal or ceramic frequency	2.6 V ≤ V _{DD} ≤ 3.6 V	4	8	32	MHz
R _F ⁽²⁾	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
	Recommended matching					
C _{HXTAL} ⁽²⁾⁽³⁾	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	50	70	%
g _m ⁽²⁾	Oscillator transconductance	Startup	_	25	_	mA/V
	Crystal or agramic approxima	$V_{DD} = 3.3 \text{ V, f}_{HCLK} =$				
I _{DD(HXTAL)} ⁽¹⁾	Crystal or ceramic operating	$f_{IRC8M} = 8 \text{ MHz}$	_	1.3	_	mA
	current	T _A = 25 °C				
		$V_{DD} = 3.3 \text{ V, f}_{HCLK} =$				
tsuhxtal ⁽¹⁾	Crystal or ceramic startup time	$f_{IRC8M} = 8 \text{ MHz}$	_	1.8	_	ms
		T _A = 25 °C				

⁽¹⁾ Based on characterization, not tested in production.

Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
£ (1)	External clock source or oscillator	Vpp = 3.3 V	1	8	50	MHz
f _{HXTAL_ext} ⁽¹⁾	frequency	V DD = 3.3 V			50	IVITZ

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} - C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{HXTALH} ⁽²⁾	OSCIN input pin high level voltage	V _{DD} = 3.3 V	$0.7~V_{DD}$	_	V_{DD}	<
VHXTALL ⁽²⁾ OSCIN input pin low level voltage		VDD = 3.3 V	Vss	_	$0.3~V_{DD}$	V
t _{H/L(HXTAL)} ⁽²⁾	OSCIN high or low time	_	5	_	_	2
t _{R/F(HXTAL)} (2)	t _{R/F(HXTAL)} (2) OSCIN rise or fall time		_	_	10	ns
C _{IN} ⁽²⁾ OSCIN input capacitance		_	_	5	_	pF
Ducy _(HXTAL) (2)	Duty cycle	_	30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} (1)	Crystal or ceramic frequency	_	_	32.768	-	kHz
C _{LXTAL} ⁽²⁾⁽³⁾	Recommended matching capacitance on OSC32IN and OSC32OUT	П	_	15		pF
Ducy _(LXTAL) ⁽²⁾	Crystal or ceramic duty cycle		30	_	70	%
		Lower driving capability	_	4		
$g_{m}^{(2)}$	Oscillator transconductance	Medium low driving capability	_	6	l	
		Medium high driving capability	_	12		μA/V
		Higher driving capability	_	18	1	
		Lower driving capability	_	0.6	1	
(1)	Crystal or ceramic operating	Medium low driving capability	_	0.7	1	
Iddlxtal ⁽¹⁾	current	Medium high driving capability	_	1.0	l	μA
		Higher driving capability	_	1.3	_	
tsulxtal ⁽¹⁾⁽⁴⁾	Crystal or ceramic startup time	_	_	1.8	_	s

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For CS, it is PCB and MCU pin stray capacitance.
- (4) t_{SULXTAL} is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ĺ	f _{LXTAL_ext} (1)	External clock source or oscillator	V _{DD} = 3.3 V	_	32.768	1000	kHz



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	frequency					
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level voltage	_	0.7 V _{DD}	_	V _{DD}	.,
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level voltage	_	V _{SS}	_	0.3 V _{DD}	V
t _{H/L(LXTAL)} (2)	OSC32IN high or low time	_	450	_	_	
t _{R/F(LXTAL)} (2) OSC32IN rise or fall time		_	_	_	50	ns
C _{IN} ⁽²⁾	C _{IN} ⁽²⁾ OSC32IN input capacitance		_	5	_	pF
Ducy _(LXTAL) (2)	Duty cycle	_	30	50	70	%

⁽¹⁾ Based on characterization, not tested in production.

4.8 Internal clock characteristics

Table 4-17. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC8M}	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		8	1	MHz
ACCIRC8M	IRC8M oscillator Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-2	_	+2	%
	accuracy, r actory-trimined	$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-1.0		+1.0	%
ACCIRCSM	IRC8M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_		0.5	l	%
Ducy _{IRC8M} ⁽²⁾	IRC8M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC8M ⁽¹⁾	IRC8M oscillator operating current	V _{DD} = V _{DDA} = 3.3 V	_	66		μΑ
tsuircam ⁽¹⁾	IRC8M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	2	_	μs

⁽¹⁾ Based on characterization, not tested in production.

Table 4-18. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC40K} ⁽¹⁾	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	20	40	45	kHz
IIRC40K ^(*)	(IRC40K) frequency	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	20	40	45	KIZ
IDDAIRC40K ⁽²⁾	IRC40K oscillator operating	V V 22V		0.4		
	current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		0.4	_	μA
tsuirc40K ⁽²⁾	IRC40K oscillator startup	V V 22V		110		
	time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	110	_	μs

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



Table 4-19. High speed internal clock (IRC28M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc28M	High Speed Internal Oscillator (IRC28M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	28	_	MHz
ACC _{IRC28M}	IRC28M oscillator Frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}$	-4		+4	%
	accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 25^{\circ}\text{C}$	-1.0		+1.0	%
	IRC28M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_		0.5	_	%
D _{IRC28M} ⁽²⁾	IRC28M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC28M ⁽¹⁾	IRC28M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		120	_	μΑ
tsuirc ₂₈ M ⁽¹⁾	IRC28M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		1.6	_	μs

⁽¹⁾ Based on characterization, not tested in production.

Table 4-20. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f _{IRC48M}	Oscillator (IRC48M)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	48	_	MHz
	frequency					
	IRC48M oscillator Frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	-4.0		+4.0	%
ACC _{IRC48M}	accuracy, Factory-trimmed	T _A = -40 °C ~+85 °C	-4.0		74.0	70
	accuracy, Factory-trimineu	$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$	-2.0		+2.0	%
	IRC48M oscillator Frequency					
	accuracy, User trimming	_	_	0.12	_	%
	step ⁽¹⁾					
D _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
I _{DDAIRC48M} ⁽¹⁾	IRC48M oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		260		μA
IDDAIRC48M\ /	current	VDD = VDDA = 3.3 V		200		μΑ
tsuirc _{48M} ⁽¹⁾	IRC48M oscillator startup	VDD = VDDA = 3.3 V		1.5		216
ISUIRC48M(1)	time	V DU = V DUA = 3.3 V		1.5		μs

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



4.9 PLL characteristics

Table 4-21. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency	_	1	_	25	MHz
f _{PLLOUT} ⁽²⁾	PLL output clock frequency	_	16	_	72	MHz
fvco ⁽²⁾	PLL VCO output clock frequency	_			72	MHz
t _{LOCK} (2)	PLL lock time	_	1	_	300	μs
I _{DDA} ^{(1) (3)}	Current consumption on $$V_{\text{DDA}}$$	VCO freq = 72 MHz	_	270		μΑ
Jitter _{PLL} (4)	Cycle to cycle Jitter (rms)	System sleek		32.1		20
JilleTPLL	Cycle to cycle Jitter (peak to peak)	System clock		255.6	_	ps

⁽¹⁾ Based on characterization, not tested in production.

4.10 Memory characteristics

Table 4-22 Flash memory characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽²⁾	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	_	100	_	_	kcycles
	before failure (Endurance)					
t _{RET}	Data retention time	_	_	20	_	years
Wtprog	Word programming time	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	_	37.5	86	μs
terase	Page erase time	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	_	45	300	ms
tmerase(64KB)	Mass erase time	T _A = -40 °C ~ +85 °C	_	0.5	1.6	S

⁽¹⁾ Based on characterization, not tested in production.

4.11 NRST pin characteristics

Table 4-23. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	0.03/43/	-0.5	_	0.3 V _{DD}	.,
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$2.6 \text{ V} \leq \text{V}_{DD} = \text{V}_{DDA} \leq$	0.7 V _{DD}		V _{DD} + 0.5	V
V _{hyst} ⁽²⁾	Schmidt trigger Voltage hysteresis	3.6 V	_	360		mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40	_	kΩ

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ System clock = IRC8M = 8 MHz, f_{PLLOUT} = 72 MHz.


⁽⁴⁾ Value given with main PLL running.

⁽²⁾ Guaranteed by design, not tested in production.



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Figure 4-4. Recommended external NRST pin circuit



4.12 **GPIO** characteristics

Table 4-24. I/O port DC characteristics(1)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VıL	Standard IO Low level input voltage	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	_	_	0.3 V _{DD}	٧
VIL	5V-tolerant IO Low level input voltage	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	_	_	0.3 V _{DD}	>
V	Standard IO High level input voltage	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	0.7 V _{DD}	_	_	V
Viн	5V-tolerant IO High level input voltage	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	0.7 V _{DD}	_	_	>
	Low level output voltage	$V_{DD} = 2.6 \text{ V}$	_	_	0.19	
V_{OL}	for 8 IO Pins	$V_{DD} = 3.3 \text{ V}$	_	_	0.17	V
	(each I _{IO} = +8 mA)	$V_{DD} = 3.6 \text{ V}$	_	_	0.17	
	Low level output voltage	$V_{DD} = 2.6 \text{ V}$	_	_	0.50	
V_{OL}	for 8 IO Pins	$V_{DD} = 3.3 \text{ V}$	_	_	0.43	٧
	(each I _{IO} = +20 mA)	$V_{DD} = 3.6 \text{ V}$	_	_	0.42	
	High level output voltage	V _{DD} = 2.6 V	2.37	_	_	
Vон	for 8 IO Pins	V _{DD} = 3.3 V	3.10	_	_	٧
	(each I _{IO} = +8 mA)	V _{DD} = 3.6 V	3.42	_	_	
V	High level output voltage	V _{DD} = 2.6 V	2.00	_	_	V
Vон	for 8 IO Pins	$V_{DD} = 3.3 \text{ V}$	2.78	_	_	V

GD32F310xx Datasheet

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
	(each $I_{IO} = +20 \text{ mA}$)		$V_{DD} = 3.6 \text{ V}$	3.11	_		
R _{PU} ⁽²⁾	Internal pull-	All pins	V _{IN} = V _{SS}	30	40	50	kΩ
KPU ⁽⁻⁾	up resistor	PA10	_	7.5	10	13.5	kΩ
D (2)	Internal pull-	All pins	$V_{IN} = V_{DD}$	30	40	50	kΩ
R _{PD} ⁽²⁾	down resistor	PA10	_	7.5	10	13.5	kΩ


- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

Table 4-25. I/O port AC characteristics(1)(2)

GPIOx_OSPD[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
CDIOv. OSDD0 > OSDDv(1:0) - V0		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	26.03	
GPIOx_OSPD0->OSPDy[1:0] = X0 (IO_Speed = 2 MHz)	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	27.94	ns
(10_opeeu = 2 ivii i2)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	32.71	
GPIOx_OSPD0->OSPDy[1:0] = 01		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	4.03	
(IO_Speed = 10 MHz)	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	4.30	ns
		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	5.41	
GPIOx OSPD0->OSPDy[1:0] = 11		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	2.95	
(IO_Speed = 50 MHz)	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{V}, C_L = 30 \text{ pF}$	3.38	ns
(10_Speed = 30 WH 12)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	3.78	
GPIOx_OSPD0->OSPDy[1:0] = 11 and		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	2.59	
GPIOx_OSPD1->SPDy = 1	T _{Rise} /T _{Fall}	$2.6 \le V_{DD} \le 3.6 \text{V}, C_L = 30 \text{ pF}$	3.07	ns
(IO_Speed mode = MAX)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	4.03	

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for $T_A = 25 \, ^{\circ}\mathrm{C}$.
- (3) The I/O speed is configured using the GPIOx_OSPD0->OSPDy [1:0] bits. Refer to the GD32F3x0 user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in *Figure 4-5. I/O port AC characteristics definition*, and maximum frequency cannot exceed 72 MHz.

Figure 4-5. I/O port AC characteristics definition





4.13 ADC characteristics

Table 4-26. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V
V _{IN} ⁽¹⁾	ADC input voltage range	_	0	_	V_{DDA}	V
f _{ADC} ⁽¹⁾	ADC clock	_	0.1	_	36	MHz
		12-bit	0.007	١	2.57	
f _S ⁽¹⁾	Compliant	10-bit	0.008	_	3.00	MSPS
IS.	Sampling rate	8-bit	0.01	_	3.60	IVIOFO
		6-bit	0.011	_	4.50	
V _{AIN} ⁽¹⁾	Analog input voltage	10 external; 3 internal	0	_	V_{DDA}	٧
R _{AIN} ⁽²⁾	External input impedance	See <u>Equation 1</u>	_	١	171	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_		_	0.2	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_	_	4	pF
t _{CAL} (2)	Calibration time	f _{ADC} = 40 MHz	_	3.63	_	μs
ts ⁽²⁾	Sampling time	f _{ADC} = 40 MHz	0.04	_	6.65	μs
	Total assurancian	12-bit	_	14	_	
t _{CONV} (2)	Total conversion	10-bit	_	12	_	1/f
(CONV-)	time(including sampling	8-bit		10	_	1/ f _{ADC}
	time)	6-bit	_	8	_	
tsu ⁽²⁾	Startup time	_	_	_	1	μS

⁽¹⁾ Based on characterization, not tested in production.

Equation 1: Rain max formula
$$R_{AIN} < \frac{T_s}{f_{ADC}*C_{ADC}*ln(2^{N+2})} - R_{ADC}$$

The formula above ($\underline{Equation\ 1}$) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-27. ADC R_{AIN} max for $f_{ADC} = 36 \text{ MHz}^{(1)}$

T _s (cycles)	t _s (µs)	R _{AINmax} (kΩ)
1.5	0.04	0.8
7.5	0.20	5.1
13.5	0.37	9.4
28.5	0.79	20.1
41.5	1.15	29.4
55.5	1.54	39.5
71.5	1.98	50.9
239.5	6.65	171

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



Table 4-28. ADC dynamic accuracy at f_{ADC} = 14 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 14 MHz	1	10.9		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{DD} = 3.3 \text{ V}$	_	67.3	_	
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	_	67.6	_	dB
THD	Total harmonic distortion	Temperature = 25°C	_	-79	_	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-29. ADC dynamic accuracy at f_{ADC} = 28 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 28 MHz		10.8	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{DD} = 3.3 \text{ V}$	_	66.7	_	
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	_	67.0	_	dB
THD	Total harmonic distortion	Temperature = 25 °C	_	-78	_	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-30.ADC dynamic accuracy at f_{ADC} = 36 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	$f_{ADC} = 36 \text{ MHz}$		10.8	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{DD} = 3.3 \text{ V}$	_	66.7	_	
SNR	Signal-to-noise ratio	Input Frequency = 20	_	67.0	_	dB
THD	Total harmonic distortion	kHz		-78		uБ
טחו	Total Harmonic distortion	Temperature = 25°C		-70		

⁽¹⁾ Based on characterization, not tested in production.

Table 4-31. ADC static accuracy at f_{ADC} = 14 MHz⁽¹⁾

	•				
Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	£ 44 NALI—	±1	_	
DNL	Differential linearity error	$f_{ADC} = 14 \text{ MHz}$ $V_{DDA} = V_{DD} = 3.3 \text{ V}$	±1	_	LSB
INL	Integral linearity error	V DDA = V DD = 3.3 V	±1.5	_	

⁽¹⁾ Based on characterization, not tested in production.

4.14 Temperature sensor characteristics

Table 4-32. Temperature sensor characteristics(1)

Symbol	Parameter		Тур	Max	Unit
TL	VSENSE linearity with temperature		±1.5	-	$^{\circ}\mathbb{C}$
Avg_Slope	Average slope	_	4.3	_	mV/℃
V ₂₅	Voltage at 25 °C	_	1.45	_	V
ts_temp (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Shortest sampling time can be determined in the application by multiple iterations.




4.15 I2C characteristics

Table 4-33. I2C characteristics(1)(2)(3)

Symbol	Parameter	Conditi	Standard mode		Fast mode		Fast mode		Fast mode plus		Unit
		ons	Min	Min Max		Max	Min	Max			
tscL(H)	SCL clock high time	_	4.0		0.6	_	0.2		μs		
t _{SCL (L)}	SCL clock low time	_	4.7	_	1.3	_	0.5	_	μs		
t _{su(SDA)}	SDA setup time	_	2	_	0.8	_	0.1	_	μs		
t _{h(SDA)}	SDA data hold time	_	250	_	250	_	130	_	ns		
tr(SDA/SCL)	SDA and SCL rise time		l	1000	20	300	_	120	ns		
t _f (SDA/SCL)	SDA and SCL fall time	_		300	_	300	_	120	ns		
t _{h(STA)}	Start condition hold time	_	4.0		0.6	_	0.26		μs		

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-6. I2C bus timing diagram



⁽²⁾ Test condition: GPIO_SPEED set 2 MHz and external pull-up resistor value is 1 k Ω when operate EEPROM with I2C.

⁽³⁾ The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.




4.16 SPI characteristics

Table 4-34. Standard SPI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck ⁽¹⁾	SCK clock frequency			_	18	MHz
t _{SCK(H)} (1)	SCK clock high time	Master mode, f _{PCLKx} = 72 MHz	25.78	27.78	29.78	ns
t _{SCK(L)} (1)	SCK clock low time	Master mode, f _{PCLKx} = 72 MHz	25.78	27.78	29.78	ns
		SPI master mode				
t _{V(MO)} ⁽²⁾	Data output valid time	_		6.67	_	ns
t _{H(MO)} ⁽²⁾	Data output hold time	_		5.67	_	ns
tsu(MI) ⁽¹⁾	Data input setup time	_	1	_	_	ns
t _{H(MI)} (1)	Data input hold time	_	0	_	_	ns
		SPI slave mode				
tsu(NSS) ⁽¹⁾	NSS enable setup time	_	0	_	_	ns
t _{H(NSS)} ⁽¹⁾	NSS enable hold time	_	1	_	_	ns
t _{A(SO)} (2)	Data output access time			10.8	_	ns
t _{DIS(SO)} (2)	Data output disable time			15.5	_	ns
t _{V(SO)} (2)	Data output valid time			13.5	_	ns
t _{H(SO)} (2)	Data output hold time	_	_	11.1	_	ns
t _{SU(SI)} (1)	Data input setup time	_	0	_	_	ns
t _{H(SI)} (1)	Data input hold time		3	_	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.


Figure 4-7. SPI timing diagram - master mode



⁽²⁾ Based on characterization, not tested in production.



Figure 4-8. SPI timing diagram - slave mode





4.17 I2S characteristics

Table 4-35. I2S characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 16 bits,	2 094	3.086	3 000	
fck ⁽¹⁾	Clock frequency	Audio frequency = 96 kHz)	3.004	3.000	3.000	MHz
		Slave mode	0	_	10	
t _H ⁽¹⁾	Clock high time		162	_	_	ns
t∟ ⁽¹⁾	Clock low time	_	162	_		ns
tv(ws) (2)	WS valid time	Master mode	_	1.88	_	ns
t _{H(WS)} (2)	WS hold time	Master mode	_	2.5	_	ns
t _{SU(WS)} (1)	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)} (1)	WS hold time	Slave mode	2	_	_	ns
Duoy (1)	I2S slave input clock duty	Slave mode		50		%
Ducy _(sck) (1)	cycle	Slave mode	_	50	_	%
tsu(SD_MR) (1)	Data input setup time	Master mode	2	_	_	ns
tsu(SD_SR) (1)	Data input setup time	Slave mode	0	_		ns
th(SD_MR) (1)	Data input hold time	Master receiver	0	_		ns
th(SD_SR) (1)	Data input hold time	Slave receiver	1	_	_	ns
1 (2)	Data autout valid time	Slave transmitter		40.5		
tv (SD_ST) (2)	Data output valid time	(after enable edge)	_	13.5	_	ns
4 (2)	Data autout hald time	Slave transmitter		13.8		50
t _{H (SD_ST)} (2)	Data output hold time	(after enable edge)		13.6	_	ns
T(2)	Data autout valid time	Master transmitter		7.55		2
T _{V(SD_MT)} ⁽²⁾	Data output valid time	(after enable edge)		7.55		ns
tu(00, 147)(2)	Data output hold time	Master transmitter		8.33		no
t _{H(SD_MT)} ⁽²⁾	Data output noid time	(after enable edge)			_	ns

⁽¹⁾ Guaranteed by design, not tested in production

⁽²⁾ Based on characterization, not tested in production.



Figure 4-9. I2S timing diagram - master mode





Figure 4-10. I2S timing diagram - slave mode





4.18 USART characteristics

Table 4-36. USART characteristics(1)

	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	fsck	SCK clock frequency	f _{PCLKx} = 72 MHz	_	_	36	MHz
	t _{SCK(H)}	SCK clock high time	$f_{PCLKx} = 72 \text{ MHz}$	13.8	_	_	ns
ſ	tsck(L)	SCK clock low time	f _{PCLKx} = 72 MHz	13.8	_	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.19 TIMER characteristics

Table 4-37. TIMER characteristics(1)

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time		1	_	tTIMERXCLK
t _{res}	Timer resolution time	ftimerxclk = 72 MHz	13.9	_	ns
4	Timer external clock		0	ftimerxclk/2	MHz
f _{EXT}	frequency	ftimerxclk = 72 MHz	0	36	MHz
RES	Timer resolution	_	_	16	bit
	16-bit counter clock period	_	1	65536	tTIMERXCLK
t _{COUNTER}	when internal clock is selected	f _{TIMERxCLK} = 72 MHz	0.0139	910	μs
t	Maximum possible count		_	65536 × 65536	tTIMERXCLK
t _{MAX_} COUNT	Maximum possible count	ftimerxclk = 72 MHz	_	59.6	s

⁽¹⁾ Guaranteed by design, not tested in production.

4.20 WDGT characteristics

Table 4-38. FWDGT min/max timeout period at 40 kHz (IRC40K)(1)

Prescaler divider	PSC[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.025	409.525	
1/8	001	0.025	819.025	
1/16	010	0.025	1638.025	
1/32	011	0.025	3276.025	ms
1/64	100	0.025	6552.025	
1/128	101	0.025	13104.025	
1/256	110 or 111	0.025	26208.025	

⁽¹⁾ Guaranteed by design, not tested in production.



Table 4-39. WWDGT min-max timeout value at 36 MHz (f_{PCLK1})⁽¹⁾

Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	113.78		7.28	
1/2	01	227.56		14.56	ma
1/4	10	455.11	μs	29.13	ms
1/8	11	910.22		58.25	

⁽¹⁾ Guaranteed by design, not tested in production.

4.21 Parameter conditions

Unless otherwise specified, all values given for $V_{DD} = V_{DDA} = 3.3 \text{ V}$, $T_A = 25 \, ^{\circ}\text{C}$.



5 Package information

5.1 LQFP48 package outline dimensions

Figure 5-1. LQFP48 package outline




Table 5-1. LQFP48 package dimensions


Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
е	_	0.50	_
eB	8.10	_	8.25
L	0.45	_	0.75
L1	_	1.00	_



Symbol	Min	Тур	Max
θ	0°	_	7°

(Original dimensions are in millimeters)

Figure 5-2. LQFP48 recommended footprint





5.2 LQFP32 package outline dimensions

Figure 5-3. LQFP32 package outline





Table 5-2. LQFP32 package dimensions

Symbol	Min	Тур	Max
А			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
b	0.33		0.41
b1	0.32	0.35	0.38
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
е	_	0.80	_
eB	8.10	_	8.25
L	0.45		0.75
L1	_	1.00	_
θ	0°	_	7°



(Original dimensions are in millimeters)

Figure 5-4. LQFP32 recommended footprint





5.3 QFN32 package outline dimensions

Figure 5-5. QFN32 package outline





Table 5-3. QFN32 package dimensions

Symbol	Min	Тур	Max
A	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.18	0.25	0.30
С	0.18	0.20	0.25
D	4.90	4.90 5.00	
D2	3.40	3.40 3.50	
E	4.90	4.90 5.00	
E2	3.40	3.50	3.60
е	_	0.50 —	
h	0.30	0.35	0.40
L	0.35	0.40 0.45	
Ne	_	3.50	_



Figure 5-6. QFN32 recommended footprint





5.4 QFN28 package outline dimensions

Figure 5-7. QFN28 package outline





Table 5-4. QFN28 package dimensions

Symbol	Min	Тур	Max
Α	0.70 0.75		0.80
A1	0	0.02	0.05
b	0.15	0.20	0.25
b1	_	0.14	_
С	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.70	2.80	2.90
E	3.90	4.00	4.10
E2	2.70	2.80	2.90
е	_	0.40	_
h	0.30	0.35	0.40
L	0.30	0.35	0.40
Nd	_	2.40 —	
Ne	_	2.40	_









5.5 TSSOP20 package outline dimensions

Figure 5-9. TSSOP20 package outline





Table 5-5. TSSOP20 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.20
A1	0.05	_	0.15
A2	0.80	1.00	1.05
А3	0.39	0.44	0.49
b	0.20	_	0.28
b1	0.19	0.22	0.25
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	6.40	6.50	6.60
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
е	_	0.65	_
L	0.45	0.60	0.75
L1	_	1.00	
θ	0°		8°



Figure 5-10. TSSOP20 recommended footprint





5.6 Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "0". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 θ_{JA} : Thermal resistance, junction-to-ambient.

 θ_{JB} : Thermal resistance, junction-to-board.

 θ_{JC} : Thermal resistance, junction-to-case.

ΨJB: Thermal characterization parameter, junction-to-board.

ΨЈТ: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where, T_J = Junction temperature.

T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

 θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance. θ_{JA} is generally used to estimate junction temperature.

 θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

 θ_{JC} represents the thermal resistance between the chip surface and the package top case. θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-6. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
	Natural convection, 2S2P PCB	LQFP48	69.64	°C/W
		LQFP32	55.26	
θЈΑ		QFN32	42.58	
		QFN28	47.32	
		TSSOP20	67.24	
θЈВ	Cold plate 2020 DOD	LQFP48	43.16	°C/W
	Cold plate, 2S2P PCB	LQFP32	26.24	C/VV



GD32F310xx Datasheet

Symbol	Condition	Package	Value	Unit
		QFN32	12.22	
		QFN28	12.97	
		TSSOP20	37.72	
		LQFP48	25.36	
		LQFP32	25.23	
θις	Cold plate, 2S2P PCB	QFN32	16.76	°C/W
		QFN28	20.26	
		TSSOP20	25.06	
		LQFP48	47.75	
		LQFP32	32.03	
Ψ_{JB}	Natural convection, 2S2P PCB	QFN32	12.81	°C/W
		QFN28	13.07	
		TSSOP20	49.07	
		LQFP48	2.45	
		LQFP32	2.06	
Ψ_{JT}	Natural convection, 2S2P PCB	QFN32	0.69	°C/W
		QFN28	0.75	
		TSSOP20	2.37	

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



6 Ordering information

Table 6-1. Part ordering code for GD32F310xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F310C8T6	64	LQFP48	Green	Industrial -40 °C to +85 °C
GD32F310K8T6	64	LQFP32	Green	Industrial -40 °C to +85 °C
GD32F310K6T6	32	LQFP32	Green	Industrial -40 °C to +85 °C
GD32F310K8U6	64	QFN32	Green	Industrial -40 °C to +85 °C
GD32F310G8U6	64	QFN28	Green	Industrial -40 °C to +85 °C
GD32F310F8P6	64	TSSOP20	Green	Industrial -40 °C to +85 °C
GD32F310F6P6	32	TSSOP20	Green	Industrial -40 °C to +85 °C
GD32F310F4P6	16	TSSOP20	Green	Industrial -40 °C to +85 °C



7 Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Dec.4, 2021
1.1	Update Arm® Cortex®-M4 core. Update Debug mode. Update Table 4-24. I/O port DC characteristics(1)(3). Update Table 4-25. I/O port AC characteristics(1)(2). Update Table 4-26. ADC characteristics. Update Table 4-27. ADC RAIN max for fADC = 36 MHz(1). Update Table 4-28. ADC dynamic accuracy at fADC = 14 MHz(1).	Apr.7, 2022
	Update <u>Table 4-29. ADC dynamic accuracy at fADC</u> = 28 MHz ⁽¹⁾ . Update <u>Table 4-30.ADC dynamic accuracy at fADC</u> = 36 MHz ⁽¹⁾ .	



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2022 GigaDevice - All rights reserved