



TOP VIEW



() MAX7221 ONLY



DIP/SO




() MAX7221 ONLY


8-DIGIT μP DISPLAY

PIN	NAME	FUNCTION
1	DIN	Serial-Data Input. Data is loaded into the internal 16-bit shift register on CLK's rising edge.
2, 3, 5–8, 10, 11	DIG 0–DIG 7	Eight-Digit Drive Lines that sink current from the display common cathode. The MAX7219 pulls the digit outputs to V+ when turned off. The MAX7221's digit drivers are high-impedance when turned off.
4, 9	GND	Ground (both GND pins must be connected)
12	LOAD (MAX7219)	Load-Data Input. The last 16 bits of serial data are latched on LOAD's rising edge.
	$\overline{\text{CS}}$ (MAX7221)	Chip-Select Input. Serial data is loaded into the shift register while $\overline{\text{CS}}$ is low. The last 16 bits of serial data are latched on $\overline{\text{CS}}$'s rising edge.
13	CLK	Serial-Clock Input. 10MHz maximum rate. On CLK's rising edge, data is shifted into the internal shift register. On CLK's falling edge, data is clocked out of DOUT. On the MAX7221, the CLK input is active only while $\overline{\text{CS}}$ is low.
14–17, 20–23	SEG A–SEG G, DP	Seven Segment Drives and Decimal Point Drive that source current to the display. On the MAX7219, when a segment driver is turned off it is pulled to GND. The MAX7221 segment drivers are high-impedance when turned off.
18	ISSET	Connect to VDD through a resistor (RSET) to set the peak segment current (Refer to <i>Selecting RSET Resistor</i> section).
19	V+	Positive Supply Voltage. Connect to +5V.
24	DOUT	Serial-Data Output. The data into DIN is valid at DOUT 16.5 clock cycles later. This pin is used to daisy-chain several MAX7219/MAX7221's and is never high-impedance.







0




1




2




3




4




5




6



7



8



9




Table 1. Serial-Data Format (16 Bits)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	ADDRESS				MSB	DATA						LSB

Table 2. Register Address Map

REGISTER	ADDRESS					HEX CODE
	D15–D12	D11	D10	D9	D8	
No-Op	X	0	0	0	0	0xX0
Digit 0	X	0	0	0	1	0xX1
Digit 1	X	0	0	1	0	0xX2
Digit 2	X	0	0	1	1	0xX3
Digit 3	X	0	1	0	0	0xX4
Digit 4	X	0	1	0	1	0xX5
Digit 5	X	0	1	1	0	0xX6
Digit 6	X	0	1	1	1	0xX7
Digit 7	X	1	0	0	0	0xX8
Decode Mode	X	1	0	0	1	0xX9
Intensity	X	1	0	1	0	0xXA
Scan Limit	X	1	0	1	1	0xXB
Shutdown	X	1	1	0	0	0xXC
Display Test	X	1	1	1	1	0xFF

Встроенный в max7219 знакогенератор 7SEG

Table 5. Code B Font

7-SEGMENT CHARACTER	REGISTER DATA						ON SEGMENTS = 1							
	D7*	D6-D4	D3	D2	D1	D0	DP*	A	B	C	D	E	F	G
0		X	0	0	0	0		1	1	1	1	1	1	0
1		X	0	0	0	1		0	1	1	0	0	0	0
2		X	0	0	1	0		1	1	0	1	1	0	1
3		X	0	0	1	1		1	1	1	1	0	0	1
4		X	0	1	0	0		0	1	1	0	0	1	1
5		X	0	1	0	1		1	0	1	1	0	1	1
6		X	0	1	1	0		1	0	1	1	1	1	1
7		X	0	1	1	1		1	1	1	0	0	0	0
8		X	1	0	0	0		1	1	1	1	1	1	1
9		X	1	0	0	1		1	1	1	1	0	1	1
—		X	1	0	1	0		0	0	0	0	0	0	1
E		X	1	0	1	1		1	0	0	1	1	1	1
H		X	1	1	0	0		0	1	1	0	1	1	1
L		X	1	1	0	1		0	0	0	1	1	1	0
P		X	1	1	1	0		1	1	0	0	1	1	1
blank		X	1	1	1	1		0	0	0	0	0	0	0

*The decimal point is set by bit D7 = 1

Table 7. Intensity Register Format (Address (Hex) = 0xBA)

DUTY CYCLE		D7	D6	D5	D4	D3	D2	D1	D0	HEX CODE
MAX7219	MAX7221									
1/32 (min on)	1/16 (min on)	X	X	X	X	0	0	0	0	0x0
3/32	2/16	X	X	X	X	0	0	0	1	0x1
5/32	3/16	X	X	X	X	0	0	1	0	0x2
7/32	4/16	X	X	X	X	0	0	1	1	0x3
9/32	5/16	X	X	X	X	0	1	0	0	0x4
11/32	6/16	X	X	X	X	0	1	0	1	0x5
13/32	7/16	X	X	X	X	0	1	1	0	0x6
15/32	8/16	X	X	X	X	0	1	1	1	0x7
17/32	9/16	X	X	X	X	1	0	0	0	0x8
19/32	10/16	X	X	X	X	1	0	0	1	0x9
21/32	11/16	X	X	X	X	1	0	1	0	0xA
23/32	12/16	X	X	X	X	1	0	1	1	0xB
25/32	13/16	X	X	X	X	1	1	0	0	0xC
27/32	14/16	X	X	X	X	1	1	0	1	0xD
29/32	15/16	X	X	X	X	1	1	1	0	0xE
31/32	15/16 (max on)	X	X	X	X	1	1	1	1	0xF

Table 8. Scan-Limit Register Format (Address (Hex) = 0xB)

SCAN LIMIT	REGISTER DATA								HEX CODE
	D7	D6	D5	D4	D3	D2	D1	D0	
Display digit 0 only*	X	X	X	X	X	0	0	0	0x0
Display digits 0 & 1*	X	X	X	X	X	0	0	1	0x1
Display digits 0 1 2*	X	X	X	X	X	0	1	0	0x2
Display digits 0 1 2 3	X	X	X	X	X	0	1	1	0x3
Display digits 0 1 2 3 4	X	X	X	X	X	1	0	0	0x4
Display digits 0 1 2 3 4 5	X	X	X	X	X	1	0	1	0x5
Display digits 0 1 2 3 4 5 6	X	X	X	X	X	1	1	0	0x6
Display digits 0 1 2 3 4 5 6 7	X	X	X	X	X	1	1	1	0x7

*See *Scan-Limit Register* section for application.

Table 10. Display-Test Register Format (Address (Hex) = 0xF)

MODE	REGISTER DATA							
	D7	D6	D5	D4	D3	D2	D1	D0
Normal Operation	X	X	X	X	X	X	X	0
Display Test Mode	X	X	X	X	X	X	X	1