

## 8-Pin PDIP, SOIC, MSOP

V <sub>DD</sub> 1	<u> </u>	8 V <sub>OUTA</sub>
CS 2	ICF	7 AV <sub>SS</sub>
SCK 3	949	6 V <sub>REFA</sub>
SDI 4	21	5 LDAC

## 14-Pin PDIP, SOIC, TSSOP




TABLE 3-1: PIN FUNCTION TABLE

MCP4921 Pin No.	MCP4922 Pin No.	Symbol	Function	
1	1	$V_{DD}$	Positive Power Supply Input (2.7V to 5.5V)	
_	2	NC	No Connection	
2	3	CS	Chip Select Input	
3	4	SCK	Serial Clock Input	
4	5	SDI	Serial Data Input	
_	6	NC	No Connection	
_	7	NC	No Connection	
5	8	LDAC	Syncronization input used to transfer DAC settings from serial latches to the output latches.	
_	9	SHDN	Hardware Shutdown Input	
_	10	V <sub>OUTB</sub>	DAC <sub>B</sub> Output	
_	11	V <sub>REFB</sub>	DAC <sub>B</sub> Voltage Input (AV <sub>SS</sub> to $V_{DD}$ )	
7	12	AV <sub>SS</sub>	Analog ground	
6	13	V <sub>REFA</sub>	DAC <sub>A</sub> Voltage Input (AV <sub>SS</sub> to V <sub>DD</sub> )	
8	14	V <sub>OUTA</sub>	DAC <sub>A</sub> Output	

## REGISTER 5-1: WRITE COMMAND REGISTER

Upper Half	:						
W-x	W-x	W-x	W-0	W-x	W-x	W-x	W-x
A/B	BUF	GA	SHDN	D11	D10	D9	D8
bit 15		•					bit 8

Lower Half	:						
W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
D7	D6	D5	D4	D3	D2	D1	D0
bit 7				•			bit 0

- bit 15 A/B: DAC<sub>A</sub> or DAC<sub>B</sub> Select bit
  - 1 = Write to DAC<sub>B</sub> 0 = Write to DAC<sub>A</sub>
- bit 14 BUF: V<sub>RFF</sub> Input Buffer Control bit
  - 1 = Buffered
    0 = Unbuffered
- bit 13 GA: Output Gain Select bit
  - $_{1}$  = 1x ( $V_{OUT} = V_{REF} * D/4096$ )
  - $_{0} = 2x (V_{OUT} = 2 * V_{RFF} * D/4096)$
- bit 12 SHDN: Output Power Down Control bit
  - 1 = Output Power Down Control bit
  - o = Output buffer disabled, Output is high impedance
- bit 11-0 D11:D0: DAC Data bits

12 bit number "D" which sets the output value. Contains a value between 0 and 4095.

