

#### Winter Semester 2021-2022

### ECE6024 - VLSI VERIFICATION METHODOLOGIES

M.Tech VLSI Design

School of Electronics Engineering

Vellore Institute of Technology

### **VERIFICATION OF SIMPLE PROCESSOR**


Panchagnula Krishna Vamsidhar 21MVD0085


Shreyas S Bagi 21MVD0086


Srinidhi K S 21MVD0105

# SIMPLE PROCESSOR ARCHITECTURE


#### **Top Module**








> The figures are the architecture screenshots of the simple processor executed in Synopsys VCS complier.







# 1. RESET:




Initially, after 8 clock cycles Move Immediate Operation results are obtained because, Register should be loaded with some Data for further Operations.




#### 2. MOVE OPERATION:





The above figure depicts Move operation. We have done the Move immediate operation for Register R0 and R5 already. At time instant from t=425ns to 445ns we observe that. The Move operation takes two states (two clock pulses) to complete the operation. We observe the data stored in Register R6 (111011011) is copied to Register R0 (111011011).

#### 3. ADD OPERATION:




Add operation is done as add R0, R6



In this figure we observe that the data 111001111 loaded to register R0. After 40ns (4 cycles) we observe that R0 is loaded with the data. We are doing Move immediate operation for Register R0. In the figure we observe that the data 111011011 loaded to register R6. We are doing Move immediate operation for Register R6. We observe that the R0 data value is copied to Register A. The control signal LdA is generated high and goes low after that, the addition takes place with bus loaded with R6 data. In next clock pulse we observe that the LdG signal became high and addition result is stored to Register G. Finally, we observe that sum result stored Register G is stored back to register R0.


The result can be seen at t=525ns, 10101010 is the addition result (it's taking 9bit value).

# 4. Subtraction Operation



> Subtration operation is done as **sub R1**, **R5** 


R1 = R1 - R5




In this figure we observe that the data 101010101 loaded to register R1. After 40ns (4 cycles) we observe that R1 is loaded with the data. We are doing Move immediate operation for Register R1. In the figure we observe that the data 001100001 loaded to register R5. We are doing Move immediate operation for Register R5. We observe that the R1 data value is copied to Register A. The control signal LdA is generated high and goes low after that, the addition takes place with bus loaded with R5 data. In next clock pulse we observe that the LdG signal became high and addition result is stored to Register G. Finally, we observe that sum result stored Register G is stored back to register R1.

The result can be seen at t=595ns, 011110100 is the addition result (it's taking 9bit value).


# **5. Move Immediate Operation**






In the above figure we are performing move immediate operation. In this figure we observe that the data 011001101 loaded to register R5. After 20ns (2 cycles) we observe that R5 is loaded with the data. We are doing Move immediate operation for Register R5. In the figure we observe that the data 011001101 loaded to register R5. The control signal LdR5 is generated high and goes low after that, the move immediate takes place with bus loaded with R5 data. In next clock pulse we observe that the data back to register R5.

The result can be seen at t=615ns, 011001101 is the move immediate result.





#### **COVER GROUPS**

