

Fall Semester 2021-2022

ECE5014 – ASIC Design

M.Tech VLSI Design

School of Electronics Engineering

Vellore Institute of Technology

Name: Shreyas S Bagi

Register Number: 21MVD0086

Slot: L3+L4

Lab Task 05

Physical Design – Floor planning, Power planning, Placement, Clock Tree Synthesis (CTS) and Routing.

Section 1 Design Import Stage

Questions:

1. Import the design & all inputs required to do physical design into ICC2.

Path used in the Design : /home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_LAB_TASk/LAB_TASK/



- (a) The Scripts used for Import the design and create library file for ICC2 shell is as follows:
- 1. Simple_Processor_mvt_netlist.v
- 2. Simple_Processor_mcmm.tcl
- 3. Simple_Processor_data_preparation.tcl
- 4. Simple_Processor_common_setup.tcl
- 5. Simple_Processor.sdc

The icc2_shell is invoked and a log file is created.

Log File name: Simple_Processor_Data_Preparation.log




Figure 1.1 Simple Processor Data Preparation.log file

(b) Now use the command "report_design -physical" in ICC2 and redirect(>) the report generated to Reports/ReportDesign.rpt. Keep the report in assignment.



Figure 1.2 The Report of report_design -physical of Simple Processor.

(c) Now use the command "check_design" and redirect the report generated to reports/checkDesign.rpt. Keep the report in assignment. Close the block and the lib and exit ICC2.

Check Design




Figure 1.3 The Report of check_design of Simple Processor.

The Script used for Design Import are here:

1. Simple_Processor_mcmm.tcl

```
set Constraints_file "./Simple_Processor.sdc"
remove_corners -all
remove_modes -all
remove_scenarios -all
create_corner slow
create_corner fast
read_parasitic_tech \
      -tlup
/home/synopsys/SAED14nm_EDK/tech/star_rc/min/saed14nm_1p9m_Cmi
n.tluplus \
      -layermap
/home/synopsys/SAED14nm_EDK/tech/star_rc/saed14nm_tf_itf_tluplus.ma
p \
      -name tlup_min
read_parasitic_tech \
      -tlup
/home/synopsys/SAED14nm_EDK/tech/star_rc/max/saed14nm_1p9m_Cma
x.tluplus \
      -layermap
/home/synopsys/SAED14nm_EDK/tech/star_rc/saed14nm_tf_itf_tluplus.ma
p \
      -name tlup_max
set_parasitics_parameters \
      -early_spec tlup_max \
      -late_spec tlup_max \
      -early_temperature 125 \
      -late_temperature 125 \
      -corners {slow}
set_parasitics_parameters \
      -early_spec tlup_min \
      -late_spec tlup_min \
      -early_temperature -40 \
      -late_temperature -40 \
      -corners {fast}
create_mode func
current mode func
```

create_scenario -mode func -corner fast -name func_fast
create_scenario -mode func -corner slow -name func_slow

current_scenario func_slow
read_sdc \$Constraints_file

current_scenario func_fast
read_sdc \$Constraints_file

set_scenario_status func_slow -none -setup true -hold false -leakage_power true -dynamic_power true -max_transition true -max_capacitance true -min_capacitance false -active true set_scenario_status func_fast -none -setup false -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true

2. Simple_Processsor_data_preparation.tcl

source ./Simple_Processor_common_setup.tcl ###### Creating library of the block ####### set link_library \$LINK_LIBRARY_FILES_CLG set target_library \$TARGET_LIBRARY_FILES_CLG create_lib -ref_libs \$NDM_REFERENCE_LIB_DIRS_CLG -technology \$TECH_FILE ./lib #read netlist read_verilog ./Simple_Processor_mvt_netlist.v #set current design -top level module name current_design simple_processor_Top #linking library + netlist link save_lib -as post_import_design #defining attributes for metal layers -- HVH (preferable) or VHV define_user_attribute -type string -name routing_direction -classes

routing_rule

```
#for horizontal ---- odd number of layers
set_attribute -objects [get_layers {M1 M3 M5 M7 M9}] -name
routing direction -value horizontal
#for vertical ---- even number of layers
set_attribute -objects [get_layers {M2 M4 M6 M8 MRDL}] -name
routing_direction -value vertical
#reading TLU+ file ---max file ----> Worst parastics delay Parastic of
Resistor and Capacitor.
read parasitic tech
                                                                 -tlup
/home/synopsys/SAED14nm_EDK/tech/star_rc/max/saed14nm_1p9m_Cma
x.tluplus
                                                            -layermap
/home/synopsys/SAED14nm_EDK/tech/star_rc/saed14nm_tf_itf_tluplus.ma
p -name worst_para
#min file
read_parasitic_tech
                                                                 -tlup
/home/synopsys/SAED14nm_EDK/tech/star_rc/min/saed14nm_1p9m_Cmi
n.tluplus
/home/synopsys/SAED14nm_EDK/tech/star_rc/saed14nm_tf_itf_tluplus.ma
p -name best_para
#reading the .sdc file
#read_sdc inputs/dtmf_recvr_core.sdc
source -e -v ./Simple_Processor_mcmm.tcl
save_block -as import_done
save_lib
```

3. Simple_Processor_common_setup.tcl

```
puts "RM-Info: Running script [info script]\n"
# Variables common to all RM scripts
# Script: common_setup.tcl
# Version: F-2011.09-SP4 (April 2, 2012)
# Copyright (C) 2007-2012 Synopsys, Inc. All rights reserved.
set DESIGN_NAME
                  "simple_processor_Top" ;# The name of
the top-level design
## Point to the new 14nm SAED libs
set DESIGN REF PATH "/home/synopsys/SAED14nm EDK"
set DESIGN REF PATH1 "/home/synopsys/SAED14nm EDK"
set DESIGN_REF_TECH_PATH
                      "${DESIGN_REF_PATH}/tech"
#set DESIGN_REF_DATA_PATH
                       "";# Absolute path prefix variable
for library/design data.
             # Use this variable to prefix the common absolute
path to
             # the common variables defined below.
             # Absolute paths are mandatory for hierarchical RM
flow.
# Hierarchical Flow Design Variables
"";# List of hierarchical block design
set HIERARCHICAL_DESIGNS
names "DesignA DesignB" ...
                      "" ;# List of hierarchical block cell
set HIERARCHICAL_CELLS
instance names "u_DesignA u_DesignB" ...
# Library Setup Variables
```

```
# For the following variables, use a blank space to separate multiple entries
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
set ADDITIONAL SEARCH PATH
          ${DESIGN REF PATH}/stdcell rvt/db nldm \
          ${DESIGN_REF_PATH}/stdcell_hvt/db_nldm \
          ${DESIGN_REF_PATH}/stdcell_lvt/db_nldm "
#clock gating
set LINK_LIBRARY_FILES_CLG "* \
{DESIGN\_REF\_PATH1}/stdcell\_rvt/db\_nldm/saed14rvt\_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell\_rvt/db_nldm/saed14rvt\_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell\_rvt/db_nldm/saed14rvt\_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell\_rvt/db_nldm/saed14rvt\_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell\_rvt/db_nldm/saed14rvt\_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell\_rvt/db_nldm/saed14rvt\_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell\_rvt/db_nldm/saed14rvt_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell\_rvt/db_nldm/saed14rvt_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell\_rvt/db_nldm/saed14rvt_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db \setminus {DESIGN\_REF\_PATH1}/stdcell_rv
${DESIGN REF PATH1}/stdcell hvt/db nldm/saed14hvt tt0p8v125c.db \
${DESIGN_REF_PATH1}/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db "
#clock_gating
set TARGET LIBRARY FILES CLG "\
${DESIGN REF PATH1}/stdcell rvt/db nldm/saed14rvt tt0p8v125c.db \
${DESIGN REF PATH1}/stdcell hvt/db nldm/saed14hvt tt0p8v125c.db \
${DESIGN_REF_PATH1}/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db"
set ADDITIONAL LINK LIB FILES
${DESIGN REF PATH}/SAED14nm EDK SRAM v 05072020/lib/sra
m/logic synth/single/saed14sram ff0p88v125c.db \
saed32io_wb_ff1p16v125c_2p75v.db"
set NDM REFERENCE LIB DIRS CLG "\
${DESIGN_REF_PATH}/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
${DESIGN_REF_PATH}/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
${DESIGN REF PATH}/stdcell lvt/ndm/saed14lvt frame only.ndm \
${DESIGN_REF_PATH}/stdcell_slvt/ndm/saed14slvt_frame_only.ndm"
set MW_REFERENCE_CONTROL_FILE
                                                                                                                                                                  ;#
Reference Control file to define the MW ref libs
                                                                                                                                          TECH FILE
set
"${DESIGN_REF_PATH}/tech/milkyway/saed14nm_1p9m_mw.tf"
Milkyway technology file
                                                                                                                                             MAP_FILE
set
"${DESIGN_REF_PATH}/tech/star_rc/saed14nm_tf_itf_tluplus.map"
Mapping file for TLUplus
```

```
TLUPLUS_MAX_FILE
set
"${DESIGN_REF_PATH}/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplu
s" ;# Max TLUplus file
                                       TLUPLUS MIN FILE
"${DESIGN REF PATH}/tech/star rc/min/saed14nm 1p9m Cmin.tluplus
" ;# Min TLUplus file
                                            GDS MAP FILE
set
"${DESIGN_REF_PATH}/tech/milkyway/saed14nm_1p9m_gdsout_mw.m
ap"
set STD CELL GDS
${DESIGN_REF_PATH}/stdcell_rvt/gds/saed14rvt.gds \
${DESIGN REF PATH}/stdcell lvt/gds/saed14lvt.gds \
${DESIGN_REF_PATH}/stdcell_hvt/gds/saed14hvt.gds \
${DESIGN_REF_PATH}/stdcell_slvt/gds/saed14slvt.gds "
                          "VDD";#
set NDM POWER NET
                           "VDD":#
set NDM POWER PORT
                           "VSS";#
set NDM GROUND NET
                            "VSS";#
set NDM_GROUND_PORT
set MIN_ROUTING_LAYER
                            "M2" ;# Min routing layer
set MAX_ROUTING_LAYER
                             "M7" ;# Max routing layer
# M8 and M9 Power routing 9 layer chip design
##RH variable for ICC SAED library and design input data
                                          ICC INPUT DATA
#set
"/global/scratch/mculver/PD_fest_2012/initial_design/dhm"
#set LIBRARY_DONT_USE_FILE
                               "../../DATA_SAED/use_tie.tcl"
Tcl file with library modifications for dont_use
# Multi-Voltage Common Variables
# Define the following MV common variables for the RM scripts for multi-
voltage flows.
# Use as few or as many of the following definitions as needed by your design.
set PD1
                        :# Name of power domain/voltage area 1
set PD1_CELLS
                                 ;# Instances to include in power
domain/voltage area 1
```


```
set VA1_COORDINATES
                                {}
                                         ;# Coordinates for voltage area
                                "VDD1"
set NDM_POWER_NET1
                                           ;# Power net for voltage area
                                   "VDD"
set NDM_POWER_PORT1
                                              ;# Power port for voltage
area 1
                     ** **
set PD2
                             ;# Name of power domain/voltage area 2
set PD2_CELLS
                                       ;# Instances to include in power
domain/voltage area 2
set VA2_COORDINATES
                                         ;# Coordinates for voltage area
                                {}
                                "VDD2"
set NDM_POWER_NET2
                                           ;# Power net for voltage area
set NDM_POWER_PORT2
                                   "VDD"
                                              ;# Power port for voltage
area 2
                     ,,,,
set PD3
                             ;# Name of power domain/voltage area 3
set PD3 CELLS
                                       ;# Instances to include in power
domain/voltage area 3
set VA3_COORDINATES
                                         ;# Coordinates for voltage area
                                {}
3
                                "VDD3"
set NDM_POWER_NET3
                                           ;# Power net for voltage area
set NDM_POWER_PORT3
                                   "VDD"
                                              ;# Power port for voltage
area 3
set PD4
                             ;# Name of power domain/voltage area 4
set PD4 CELLS
                                       ;# Instances to include in power
domain/voltage area 4
set VA4_COORDINATES
                                {}
                                         ;# Coordinates for voltage area
4
set NDM_POWER_NET4
                                "VDD4"
                                           ;# Power net for voltage area
                                   "VDD"
set NDM POWER PORT4
                                              ;# Power port for voltage
area 4
puts "RM-Info: Completed script [info script]\n"
```

Section 2 Floorplan and Powerplan

1. Report the following using suitable commands.

Log File Name: Simple_Processor_Floorplan_Powerplan.log

(a) Total Cell area ----- Command : report_qor



Figure

- 2.1: The report_qor gives information about total cell area.
 - (b) Number of Standard Cells in the design Command : report_design -netlist




Figure 2.2: The report_design -netlist gives information about the Number of Standard cells and other cells included in the design.

(c) Number of Macros --- Command: report_design -netlist





Figure 2.3: The report_design -netlist command gives the Number of Macros present in the design.

- (d) Number of IO Ports ----- Command: report_design -netlist The Figure 2.3 also shows the Port details.
 - (e) Pre-Layout timing

Command:

report_timing -delay_type min > ./Reports/Prelayout_timing.rpt
report_timing -delay_type max >> ./Reports/Prelayout_timing.rpt
report_timing -nworst 1 >> ./Reports/Prelayout_timing.rpt

The File Name is Prelayout_timing.rpt



Log File Name: Simple_Processor_Floorplan_Powerplan.log

- 2. Create a Floorplan given specifications as follows:
 - (a) Utilization of the core area of the design is 40%.
 - (b) Die-edge to core-edge space is equal to 1um.
 - (c) Let each side of the block be of same length.

Floorplan Steps:




Figure 2.4: The Input and Output pins are placed on the die of chip.




Figure 2.5: The End Cap cells are placed.




Figure 2.6: The Tap Filler cell placed

Powerplan:




Figure 2.7 : The VDD and VSS power rail are routed in Horizontal and Vertical.




Figure 2.8 : The VDD and VSS power rail are routed in Horizontal and Vertical. The Figure descripts the VDD and VSS width and net details.

The Scripts used are:

1. Simple_Processor_Floorplan_only.tcl

```
# SANITY CHECK
check_netlist
check_timing
report_design_mismatch -verbose
                         shape of Block and proceed with next steps
######### create
initialize_floorplan -core_utilization 0.4 -side_ratio {10 10} -core_offset {1}
# PLACE PINS
#set block pin constraints -self -allowed layers {M3 M4}
#place_pins -self
#setting pin locations and direction 2=out,,4=in, 1=inout(if available)
set_block_pin_constraints -self -allowed_layers {M4 M5} -sides 1
place_pins -ports [get_ports -filter direction==out]
set block pin constraints -self -allowed layers {M4 M5} -sides 1
place_pins -ports [get_ports -filter direction==in]
set_app_option -name time.disable_recovery_removal_checks -value false
set_app_option -name time.disable_case_analysis -value false
# fix the ports
set_attribute [get_ports *] physical_status fixed
get_attribute [get_ports *] is_fixed
#ADD END CAP cells
set_boundary_cell_rules
                                                   -top_boundary_cells
saed14rvt_tt0p8v125c/SAEDRVT14_CAPT2
                                               -bottom_boundary_cells
saed14rvt_tt0p8v125c/SAEDRVT14_CAPB2
                                                  -right_boundary_cell
saed14rvt tt0p8v125c/SAEDRVT14 CAPBIN13
                                                    -left boundary cell
saed14rvt tt0p8v125c/SAEDRVT14 CAPBTAP6 -prefix endcap
compile_targeted_boundary_cells -target_objects [get_voltage_areas]
#Add TAP CELLS
create_tap_cells
                                                              -lib_cell
saed14rvt_tt0p8v125c/SAEDRVT14_CAPTTAPP6
                                                   -distance
                                                               17
skip_fixed_cells
```

```
check_legality -cells [get_cells bound*]
check_legality -cells [get_cells tap*]
save_block -as Floorplan_done
close_blocks -f
close_lib
stop_gui
```

2. Simple_Processor_Powerplan_only.tcl

```
## create the PG nets
create_net -power VDD
create_net -ground VSS
## Making Logical Connections
connect_pg_net -net VDD [get_pins -hierarchical "*/VDD"]
connect_pg_net -net VSS [get_pins -hierarchical "*/VSS"]
## Setting up the attribute for TIE cells
set_attribute [get_lib_cells */*TIE*] dont_touch false
set_lib_cell_purpose -include optimization [get_lib_cells */*TIE*]
### creating PG Rails
create_pg_mesh_pattern P_top_two -layers { { horizontal_layer: M9}
{width: 1} {spacing: interleaving} {pitch: 7} {offset: 1.6} {trim: true} } {
{vertical layer: M8} {width: 1} {spacing: interleaving} {pitch: 7} {offset:
1.6} {trim : true} }
set_pg_strategy S_default_vddvss -core -pattern
                                                   { name: P_top_two}
{nets:{VSS
                     VDD}}
                                                   -extension
{{stop:design_boundary_and_generate_pin}}}
compile_pg -strategies {S_default_vddvss}
#### Creating Standard cell rails
create pg std cell conn pattern std rail conn1 -rail width 0.094 -layers
set_pg_strategy std_rail_1 -pattern {{name : std_rail_conn1} {nets: "VDD
VSS"}} -core
compile_pg -strategies std_rail_1
#### Creation of Vias b/w rails and PG straps
#create_pg_vias -nets {VDD VSS} -from_layers M1 -to_layers M9 -drc
no_check
# Check physical Connectivity of PG nets
check_pg_connectivity
```

#Check for DRC errors in the design,
check_pg_drc

saving block
save_block -as Powerplan_Done_Updated
close_block -f
close_lib
stop_gui

Section 3 Placement

(a) Insert End-cap cells, tap-cells, IO port buffers. Place tapcells such that on every row, nwell/pwell will be tied to pwr/gnd respectively at no farther than 17um.

These are inserted during Floor planning.

```
30 MADD END CAP celts
31 set boundary celt rules -top_boundary_celts saed14rvt_tt0p6v125c/SAEDRVT14_CAPE2 -right_boundary_celt saed14rvt_tt0p6v125c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_CAPE3c/SAEDRVT14_C
```

- (b) Place the design using congestion driven placement with high effort as the option.
- (c) Command: create_placement -congestion -effort high
- (d) Once placement is done, check QOR of the design using congestion and timing reports. Note down the over congestion (vertical and horizontal) numbers in the answer sheet. Also, note down the total wire length in the design as estimated by the tool during global route from the log file

The following figure represents the reports. The files are saved in Reports Folder.

```
2 Report : report placement
3 Design : simple processor Top
4 Version: P-2019.03-SP4
                                                                                                                              5 Date : Wed Jun 1 21:43:37 2022
  8
9 Timing
 10 -----
11 Context
                                                                   WNS
                                                                                           TNS
                                                                                                                            10 wire length in design Powerplan Done Updated: 2394.802 microns.
11 wire length in design Powerplan Done Updated (see through blk pins): 2394.802 microns
 12 -----
13 func_slow
                        (Setup)
(Setup)
                                                                                                                            13 Physical hierarchy violations report
14 ------
15 Violations in design Powerplan Done Updated:
                                                                                        0.00
                                                                                                                   0
 14 Design
15
                                                                                                                                 Voltage area violations report
 Cell Area (netlist):
3 Cell Area (netlist and physical only):
24 Nets with DRC Violations:
0
25 1
                                                                                                                                 Voltage area placement violations in design Powerplan Done Updated:
                                                                                                                                     0 cells placed outside the voltage area which they belong to
                                                                                                                             Information: Default error view Powerplan_Done_Updated_dpplace.err is created in GUI error browser. (DPP-054)
👺 Pracement, design, Illorary.ipt (~/Simple_Processor_Working/Physical...hesis, JCC2_LAB_TASk/LAB_TASk/Reports) - gedit@synopsysserver
 File Edit View Search Tools Documents Help
4 Design : simple_processor_Top
5 Version: P-2019.03-5P4
  6 Date : Wed Jun 1 21:43:37 2022
                                              LIBRARY INFORMATION
 11
12 Search path : ..
                                      : 1.00ns
: 1.00M0hm
: 1.00fF
: 1.00V
: 1.00uA
: 1.00pW
 Tech file : /home/synopsys/SAED14nm_EDK/tech/milkyway/saed14nm_1p9m_mw.tf
 24 Number of active scenarios = 2
25 Number of inactive scenarios = 0
26
27 Total number of standard cells = 2643
28
28
29 Total number of dont_use lib cells
30 Total number of dont_touch lib cells
31
32 Total number of buffers = 177
33 Total number of inverters = 153
34 Total number of flip-flops = 513
35 Total number of latches = 125
36 Total number of ICGs = 90
37
```




Figure 3.1 The Figure shows after legalize_placement. The standard cell placement.




Figure 3.2 The Figure shows after legalize_placement. The standard cell placement with Power planning.

```
The Script used is Simple_Processor_Placement.tcl
```

```
#add_buffer [get_nets -of [get_ports *]] [get_lib_cells */SAEDRVT14_BUF_20]
#magnet_plalcement [get_ports *]
#set_attribute [get_cells eco_cel*] physical_status fixed
#After Powerplan done do check_design below command
check_design -checks pre_placement_stage
# No Scan Def design in our file
set_app_options -name place.coarse.continue_on_missing_scandef -value true
##placement density setting
#Specify a maximum density that controls how densely the tool can place cells in
uncongested areas during wire-length-driven placement
set_app_options -name place.coarse.max_density -value 0.6
#Specify a maximum utilization that controls how densely the tool can place cells in
less congested areas that surround highly congested areas, so
#that the cells in the congested areas can be spread out to reduce the congestion
set_app_options -name place.coarse.congestion_driven_max_util -value 0.6
#to analyze all cells have proper or legal location
analyze_lib_cell_placement -lib_cells *
#for placement of cells
create_placement -congestion -effort high
#route_global -floorplan true -effort_level high
```

#set RC delay for timings which were set during "DATA PREPARATION"

set_parasitic_parameters -early_spec best_para

```
set_parasitic_parameters -late_spec worst_para
check_legality -verbose
legalize_placement
check_legality -verbose
report_qor -summary
set_attribute [get_lib_cells */*LVT*] threshold_voltage_group LVT
set_threshold_voltage_group_type -type low_vt LVT
#set_multi_vth_constraint -low_vt_percentage 5 -cost cell_count
analyze_design_violations
#for OPTIMIZATION
place_opt -to final_opto
#TIMING REPORT
report_qor -summary > ./Reports/Placement_qor.rpt
report_timing > ./Reports/Placement_timing.rpt
report_placement > ./Reports/Placement_placement_report.rpt
report_design -routing > ./Reports/Placement_design_routing.rpt
report_design -library > ./Reports/Placement_design_library.rpt
report_design -all > ./Reports/Placement_design_all.rpt
save_block -as Placement_Done_Updated
close_blocks -f
close_lib lib
stop_gui
```

Section 4 : Clock Tree Analysis (CTS)

(a) Case 1: Use only clock INVERTER cells with all drive strengths and route the clock tree with double width and double-spacing routing rules

Capture the following metrics from each run

- Inst Count
- Buf/Inv Count
- Congestion number post Clock routing
- Insertion Delay
- Skew
- Clock-Cell Count
- No. of Levels in the clock tree

Clock Inverter





Figure 4.1 The Clock tree synthesis using inserting clock inverter.

The Following figures gives various report for mentioned question. The reports are saved in Reports folder. Date:1/6/2022



```
| Thing, Duky, MMX, CLIK MINISTRING IT—Simple Processor Ministry Mini
```






Figure 4.2 : The figure gives report on clock_qor.

Case 2 : Clock Only Buffer

Use only clock Buffer cells with all drive strengths and route the clock tree with double width and double-spacing routing rules

Capture the following metrics from each run

- Inst Count
- Buf/Inv Count
- Congestion number post Clock routing
- Insertion Delay
- Skew
- Clock-Cell Count
- No. of Levels in the clock tree




Figure 4.3: The figure shows CTS using Buffers.




Figure 4.4: The figure gives clock_qor for CTS using Buffers.




Figure 4.5: (a) The figure gives cell count, area after CTS done using Buffers.

(b) The figure gives constraint violations




Figure 4.6: (a) The Figure represents report_timing -delay_type -max.

(b) The Figure represents report_timing -delay_type -min.




Figure 4.7: (a) The figure gives report on Skew and Latency.

(b) The figure gives report on report_qor.

The script used for CTS_LAB_TASK.tcl

```
#Before performing CTS, execute the following command and analyze the report
check design -checks pre clock tree stage
# set NDR
#create routing rule clk rule -widths {M6 0.224 M7 0.224 } -spacings {M6 0.224 M7
0.224 }
create_routing_rule clk_rule -widths {M6 0.224 M7 0.224 } -spacings {M6 0.336 M7
0.336 }
#check clock tree
# specify clock tree cell list
set_lib_cell_purpose -exclude cts [get_lib_cells]
# INVERTER
#set_lib_cell_purpose -include cts [get_lib_cells
"saed14rvt tt0p8v125c/SAEDRVT14 INV S 4
saed14rvt_tt0p8v125c/SAEDRVT14_INV_S_4
saed14rvt_tt0p8v125c/SAEDRVT14_INV_S_6
saed14rvt_tt0p8v125c/SAEDRVT14_INV_S_8"]
# Clock INVERTER
#set_lib_cell_purpose -include cts [get_lib_cells
"saed14rvt_tt0p8v125c/SAEDRVT14_CKINVGTPLT_V7_1
saed14rvt tt0p8v125c/SAEDRVT14 CKINVGTPLT V7 2
saed14rvt_tt0p8v125c/SAEDRVT14_CKINVGTPLT_V7_3
saed14rvt_tt0p8v125c/SAEDRVT14_CKINVGTPLT_V7_4
saed14rvt tt0p8v125c/SAEDRVT14 CKINVGTPLT V7 5
saed14rvt_tt0p8v125c/SAEDRVT14_CKINVGTPLT_V7_6
saed14rvt_tt0p8v125c/SAEDRVT14_CKINVGTPLT_V7_8"]
#BUFFER
set_lib_cell_purpose -include cts [get_lib_cells
"saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_4
saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_4
saed14rvt tt0p8v125c/SAEDRVT14 BUF S 6
saed14rvt tt0p8v125c/SAEDRVT14 BUF S 8"]
#Specify Max fanout
set_app_options -name cts.common.max_fanout -value 30
```

```
set_clock_tree_options -clocks [all_clocks] -target_latency 0.05 -target_skew 0.030
#set_clock_tree_options -clocks [get_clocks -filter "is_virtual==false"] -target_latency 0.25 -
target_skew 0.03
set_clock_routing_rules -clocks [all_clocks ] -net_type {internal} -rules clk_rule -
min_routing_layer M6 -max_routing_layer M7
set_clock_routing_rules -clocks [all_clocks ] -net_type {root} -rules clk_rule -
min_routing_layer M6 -max_routing_layer M7
clock_opt
connect_pg_net -net VDD [get_pins -hier * -filter "name == VDD"]
connect_pg_net -net VSS [get_pins -hier * -filter "name == VSS"]
save block -as CTS DONE CLOCK ONLY BUFFER
report_constraints -all_violators > ./Reports/Constraints_CTS_BUFFER.rpt
report_clock_tree_options > ./Reports/Clock_tree_option_CTS_BUFFER.rpt
report_clock_qor > ./Reports/Clock_QOR_CTS_BUFFER.rpt
report_qor -summary > ./Reports/QOR_CTS_BUFFER.rpt
report_timing -delay_type min > ./Reports/Timing_Delay_MIN_CTS_BUFFER.rpt
```

report_timing -delay_type max > ./Reports/Timing_Delay_MAX_CTS_BUFFER.rpt

Section 5 : Routing

(a) How does congestion number help you to estimate routing issues?

If the number of routing tracks available for routing in one particular area is less than the required routing tracks then the area said to be congested. There will be a limit for number of nets that can be routed through particular area.

Congestion driven placement is performed to reduce the congestion. During congestion driven placement, the cells (Higher cell density) which caused for congestion are spread apart. If the cells along timing critical paths spread apart, the timing constraints along that particular path are not met which cause for timing violations. But these violations can be fixed during incremental optimization.

(b) How will you route only few selected nets in ICC? Write down the options you need to set in ICC to do this.

Step 1: get_nets

Step 2: route_custom -nets netname

Step 3:change_selection [get_nets netname]. To show in design highlighted net.

```
### STATE OF THE PROPERTY OF T
```

Figure 5.1 The Figure shows manual routing using route_custom -nets NETNAME.




Figure 5.2 The Figure shows highlighted net Run routed.




Figure 5.3: The Figure shows route_custom -nets DIN. The DIN is a 9bit bus.





Figure 5.4: The Figure shows highlighted DIN nets.

The script used for routing before eco cells placement and routing:

```
File name : Simple_Processor_initial_route.tcl
check_design -checks pre_route_stage
check_routability
set_app_options -name route.detail.timing_driven -value true
set_app_options -name route.track.timing_driven -value true
set_app_options -name route.track.crosstalk_driven -value true
set_app_options -name route.global.timing_driven -value true
set_ignored_layers -max_routing_layer M7 -min_routing_layer M2
set_app_options
                    -name
                               route.common.global_min_layer_mode
                                                                         -value
allow_pin_connection
set_app_options -name route.common.global_max_layer_mode -value soft
set_app_options -name time.si_enable_analysis -value true
set_app_options -name time.enable_si_timing_windows -value true
check_design -checks pre_route_stage
```

check_routability set_app_options -name route.detail.timing_driven -value true set_app_options -name route.track.timing_driven -value true set_app_options -name route.track.crosstalk_driven -value true set_app_options -name route.global.timing_driven -value true set_ignored_layers -max_routing_layer M7 -min_routing_layer M2 set_app_options -name route.common.global_min_layer_mode -value allow_pin_connection set_app_options -name route.common.global_max_layer_mode -value soft set_app_options -name time.si_enable_analysis -value true set_app_options -name time.enable_si_timing_windows -value true set_app_options -name time.enable_ccs_rcv_cap -value true route_auto save_block -as Initial_Route_Done route_opt save_block -as Final_Route_Done

After Routing:






Figure 5.5: The Figure shows the Simple Processor after Routing.

The Path and Folder present is show in below figure:




Figure 5.6: The Figure shows the Design path and reports present in Report Folder.