ECE6024 - VLSI Verification Methodologies Project: Design and Verification of Simple Processor

by

Panchagnula Krishna Vamsidhar (21MVD0085), Shreyas S Bagi (21MVD0086) and Srinidhi K S (21MVD0105)

Department of Micro and Nanoelectronics, School of Electronics Engineering (SENSE)

Vellore Institute of Technology, Vellore



OVERVIEW

This project presents a verification technique of Simple Processor using System Verilog. The Simple Processor is a digital system that used to store 9-bit data and also performs arithmetic operations (addition, subtraction) on 9-bit data. This digital system contains registers(R0–R7), multiplexer, adder and also a controller. The following tasks have been performed as part of verification plan - checking reset functionality, checking MVI (move Immediate operation), checking MV (move operation), checking ADD (addition) operations, checking SUB (subtraction) operation using assertions.

DUT

The DUT consists of Controller block and Datapath block. The Control Path implements FSM and provide control signals to the Datapath in proper sequence. The Data Path consists of functional units where all computations are carried out.

TEST PLAN

- Provide the reset signal and check whether the registers are loaded with 9'b0.
- Store the initial data into the registers.
- Randomize the data "DIN" and store the values to the respective registers, check the values in the registers using immediate assertions.
- Perform Move immediate, Move, Addition and Subtraction operation.
- Provide the "DIN [8:6]" for non-instructional value and check the status of the system.

CONCLUSION

- The main objective of the DUT has been verified with randomized instructions.
- The coverage has been achieved to be **96.93%**.
- The code coverage has been achieved to be **100%**.
- The cover group coverage is **87.5%**.




Figure 1 Top Module

RESULTS



1 iguie 2 dug i ice	
t Transcript ⊱	
***************************************	****
Generating Sequence 3	
Time=480 [GEN] : Send Data to Driver	
Time=480 DIN=000_000_110	
MOVE OPERATION GENERATED	
Time=480MOVE OPERATION GENERATED	
Time=480,[DRV] : Rcvd Data from Generator	
Time=480 DIN=000_000_110	
[DRV] : INTERFACE TRIGGER	
Time=485 [MON] : data send to Scoreboard	
Time=485 [DUTMON] BUS LOADED WITH DIN :000000110	
**********************	***
Generating Sequence 4	
Time=490 [GEN] : Send Data to Driver	
Time=490 DIN=000_101_001	
MOVE OPERATION GENERATED	
Time=490MOVE OPERATION GENERATED	
Time=490,[DRV] : Rcvd Data from Generator	
Time=490 DIN=000_101_001	
[DRV] : INTERFACE TRIGGER	
Time=500 [DUTMON] BUS LOADED WITH MOVE DATA :111011011	
Time=505 [MON] : data send to Scoreboard	
Time=505 [DUTMON] BUS LOADED WITH DIN :111011011	
Time=505 [SCOREBOARD]DOVE OPERATION NOT DO	ΝE
Time=505 DIN=000_101_001	
Time=505 [SCOREBOARD] BUS CONTENTS = 111011011	
Time=505 [SCOREBOARD]DOVE OPERATION DATA NOT D	
Time=505 [SCOREBOARD] MOVE OPERATION NOT DONE FAILMOVE OPERATION NOT DONE F	
****************************	***

Figure 3 Bug detected in DUT




Figure 2 Testbench Setup




Figure 4 Code Coverage




Figure 5 Covergroup for DIN