

Fall Semester 2021-2022

ECE5030 - Scripting Languages for VLSI Design Automation

M.Tech VLSI Design

School of Electronics Engineering

Vellore Institute of Technology

Name: Shreyas S Bagi

Register Number: 21MVD0086

Slot: L3+L4

Lab Task 02

Random Number Generation and Testbench Automation

Section 1 Random Number Generation

Aim: To generate random test vectors for a given Verilog design.

Source Code or PERL Script code:

```
#! /usr/bin/perl -w
# PERL interpreter included and enabled for Warnings
print"How many Test Vector to be generated? \n Please Enter Integer value: ";
$Test_Range=<STDIN>;
chomp($Test_Range);
@Arr=(A .. Z); # Variable Name array
print("Variable List :@Arr\n");
print"Specify the Number of variables used in Design:";
$Variable=<STDIN>;
chomp($Variable);
@Range_LL=(); # An empty array created to store Lower limit
@Range_UL=(); # An empty array created to store Lower limit
for(=0;=0;=0;=0;=+)
print("Rand number for Array $Arr[$i]\n");
# Store the Upper limit and Lower limit value sepeartely in the array.
print"Specify the Lower limit for $Arr[$j] Variable:";
$Range_LL[$j]=<STDIN>;
chomp($Range_LL[$i]);
print"Specify the Upper limit for $Arr[$i] Variable:";
$Range UL[$i]=<STDIN>;
chomp($Range_UL[$i]);
if($Range_LL[$j]>$Range_UL[$j])
print"Please enter Proper Limit range.";
print"\nLower limit must always be less than Upper limit\n";
print"-----":
print"\nExecute once again with Proper Limit range\n";
print"-----\n":
exit();
for(\$u=0;\$u<\$Variable;\$u++)
```

```
{
print("Rand number for Array $Arr[$u]\n");
print"\nThe Lower limit for $Arr[$u] Variable:";
print"$Range_LL[$u]";
print"\nThe Upper limit for $Arr[$u] Variable:";
print"$Range_UL[$u]\n";
#print"\n@Range_LL";
#print"\n@Range_UL\n";
# Random Number Generation
X=0;
for($k=0;$k<$Variable;$k++)
print("\nRand number for Array $Arr[$k]:\n");
for($l=0;$l<$Test_Range;$l++)
Z=1;
while($Z)
#Storing random number
$X=int(rand$Range_UL[$k]);
if($X>$Range_LL[$k])
print"\t$X";
Z=0;
print"\n Next loop\n";
```

Screenshots of Perl Script Written in Gedit window:

```
LAB_TASK_PERL.pl
   14
   15
   16
   20
   21
   22
   23
24
25
   26
  28
29
   30
32
33
   34
   35
   36
   37
   38
   39
   40
   41
   42
   43
   44
   45
48
Activities  ② Text Editor ▼
      Open ▼ m
   45
  48
49
62
   63
   65
   66
                                                         Perl → Tab Width: 8 → Ln 14, Col 14 →
```

Output Screenshots

Example 1: User has given input to generate 10 Test Vector for 2 Variable




Figure 1.1 In this screenshot shows the random number for Variable A and Variable B. The user has given upper and lower limit for each variable separate.

Example 2 : User has given input to generate 10 Test Vector for 4 Variable




Figure 1.2 In this screenshot shows the random number for Variable A, B, C and D.

Example 3 If Lower limit is less than Upper limit prints with the message to user to give proper input.




Figure 1.3 In this screenshot shows user to provide proper upper and lower limits.

Inference:

- 1. Writing PERL Script and how to execute it in Terminal window.
- 2. Get familiarised with Scalar Data, Arrays and List Data, Control Structure, Hashes syntax and using in the script.
- 3. The Random testvector generation helps to generate testvector for 'N' number input by specifying the limits to the variable.
- 4. Automation of VLSI Verification. This Random Generation module is used in next section how it is achieved.
- 5. Learning inbuilt functions like chomp(), chop(), rand(), print(), shift(), unshift(), pop(), push(), sort(), reverse() and many more.

Section 2: Testbench Automation

Aim: Read Verilog file and generate Testbench file in Verilog.

Source Code or PERL Script code:

```
#! /usr/bin/perl -w
$Dirname=$ARGV[0]:
print"\n\nThe Directory path is $Dirname\n";
opendir (DIR1,$Dirname) or die "Error in opening: $!";
print"\nThe Verilog Files present in $Dirname Directory are:\n";
# Filtering the Verilog files
my $cnt=1;
foreach(sort grep(/^.*\.v$/,readdir(DIR1)))
print"$cnt. $_\n";
$cnt++:
print"\n":
#*#*#*#*#*#*#*
print"\n\n-*-*--*-NOTE-*-NOTE-*-*--*-NOTE-*-NOTE-*-NOTE-*-*--*--
NOTE---*--*--*-\n":
print"\n-----CAREFULL ENTRY------CAREFULL ENTRY------CAREFULL
ENTRY-----\n\n";
print"For example the verilog file name is ABC.v then type ABC.v as itself\n";
print"\n\nSelect filename with extension of Verilog file:";
$Veri File=<STDIN>;
chomp($Veri_File);
print"\n";
open (FH1, "$Dirname/$Veri File") or die "Error in Opening Verilog File: $!";
@Veri Mod=<FH1>;
close (FH1);
#The below command gives number of lines present in Verilog Module
$Line Count=@Veri Mod;
print"The Total Number of Lines in Design Module is :$Line Count\n";
print"The Design Module Contents\n";
print"******* Module Definition ***************************
print"@Veri_Mod\n";
print"Verilog Module Selected\n";
print"Generation of Testbench and Testvectors using PERL Script\n":
#Now Searching for Module name, Input Port, Output Port
open (FH1,"<$Dirname/$Veri_File") or die "Error in Opening Verilog File:$!";
open FH2,">$Dirname/Testbench.v" or die "Error in Writing to file $!";
```

```
@Input_List =();
@Output_List=();
@Range_LL_Input=();
@Range_UL_Input=();
$NI=0; #This denotes total Number of Input bits.
$NO=0; #This denotes total Number of Output bits.
$len updated input count=0;
while(<FH1>)
chomp;
if(\_=\sim m/^m.*e\s/)
{
my $module_nameport=$';
&get_module_name_portlist($module_nameport);
elsif (\$ = m/^input\s/)
my $Module Input Port=$';
my @Input_List_Check=();
@Input_List_Check= &get_input_ports($Module_Input_Port);
my $len inputlist update=@Input List;
if($len_inputlist_update == -1)
@Input_List=@Input_List_Check;
else
push (@Input_List, @Input_List_Check);
print "\nUpdate in Input List because of mixture of Multibit and Singlebit Input\n";
# The values are stored in Input List;
print "The Input List: @Input_List\n";
$len updated input count=@Input List;
elsif (=\sim m/^output\s/)
{
my $Module Output Port=$';
my @Output_List_Check=();
@Output List Check= &get output ports($Module Output Port);
my $len outputlist update=@Output List;
if($len_outputlist_update == -1)
@Output_List=@Output_List_Check;
}
else
```

```
push (@Output_List, @Output_List_Check);
# The values are stored in Output List;
print "Update in Output List because of mixture of Multibit and Singlebit Output\n";
print "The Output List: @Output List\n";
elsif($Line Count==1)
my @Monitor List print=();
push(@Monitor_List_print,@Output_List);
push(@Monitor_List_print,@Input_List);
&monitor_print(@Monitor_List_print);
&rand_test_input(); # To Generate Random Test Vector for Input Line
$Line_Count=$Line_Count-1;
close (FH1);
close(FH2);
#Renaming the file from testbench to with testbench modulename addition
$New_name="Testbench_for_".$Module_Name;
$Testbench_loc="/home/melon/Desktop/Scripting/Verilog/Testbench";
rename ("$Dirname/Testbench.v", "$Testbench loc/$New name.v") or die "Error in
renaming: $!";
sub get_module_name_portlist
print"The Module Name and port list:\t\t", $_[0],"\n";
my $module_name_port = $_[0];
@mod nam port=split \s+/,$module name port;
$Module Name=$mod nam port[0];
my $Module_Portlist=$mod_nam_port[1];
print"The Module Name is:\t\t$Module_Name\n";
print"The Module Portlist is:\t\t $Module Portlist\n";
# Defining Module for Testbench
print FH2"module test_$Module_Name();\n";
# Instantiation of Design Module in Testbench with Instatation given as G1
print FH2" $Module_Name G1 $Module_Portlist\n";
sub get input ports
my $Module_Inputs=$_[0];
print"The Input ports are:\t\t";
print"$Module_Inputs";
print"\n";
print FH2 " reg $Module_Inputs\n";
```

```
# Check for Multi-bit Input used \d+
if(Module_Inputs = m/^{(d+):(d+)})
my @Input_List_Multi=();
print"\nMultibit Input\n";
print"MSB Size of Multibit Input:\t\$1";
print"\n";
my $Input_Multi_MSB=$1;
$NI=$Input Multi MSB+1;
$Input_Multi_MSB=$1-$2+1;
print"Input Field Bit Length:\t\t$NI\n";
print"LSB Size of Multibit Input:\t\t$2 \n";
$Input_Multi_LSB=$2;
# To remove [MSB:LSB] format for futher processing;
@Input_List_Multi = &input_port_list_sepearting($Module_Inputs);
$Variable multi count = @Input List Multi;
foreach $Var(@Input_List_Multi)
push (@Range_UL_Input,((2**$Input_Multi_MSB)-1));
push(@Range LL Input,0);
return @Input List Multi;
# Check for Single-bit Input
else
my @Input List Single=();
my $Input_Single_MSB=0;
my $Input_Single_LSB=0;
$NI=$Input Single MSB;
print"************************
print "\nInput is Single bit\n";
@Input_List_Single = &input_port_list_sepearting($Module_Inputs);
$Variable single count = @Input List Single;
foreach $Var1(@Input_List_Single)
push (@Range_UL_Input,2**$Input_Single_MSB);
push(@Range_LL_Input,2**$Input_Single_LSB-1);
print"************************
return @Input List Single;
sub input_port_list_sepearting
# To Remove ";" at end of the input port list
my $Module_Inputs_Separate=$_[0];
```

```
my @Input_List_Separate=();
$Module_Inputs_Separate =~ s/;//;
print"Module Input List is:\t\t$Module Inputs Separate\n";
#split(', ', $str);
@Input_List_Separate= split (',',$Module_Inputs_Separate);
$Input Port Count = @Input List Separate;
print"Input port name is:\t\t@Input_List_Separate\n";
return @Input List Separate; # Return Input List Separated
sub get_output_ports
my $Module Outputs=$ [0];
print"The Output ports are:\t\t";
print"$Module_Outputs";
print"\n";
print FH2 " wire $Module_Outputs\n";
# Check for Multi-bit Output
if(Module\ Outputs = m/^{(d+):(d+)})
my @Output List Multi=();
print"\nMultibit Output \n";
print"MSB Size : $1\n";
my $Output_Multi_MSB=$1;
$NI=$Output Multi MSB+1;
print"Output Field Bit Length: $NI\n";
print"LSB Size : $2 \n";
$Output Multi LSB=$2;
# To remove [MSB:LSB] format for futher processing;
Module_Outputs =  s/^{[(d+):(d+)]//};
@Output_List_Multi = &output_port_list_sepearting($Module_Outputs);
print"&*&*&*&*&*&*&*&*&*&*&*&*&*&****;
return @Output_List_Multi;
}
# Check for Single-bit Input
else
my @Output_List_Single=();
my $Output Multi MSB=0;
my $Output_Multi_LSB=0;
$NO=$Output Multi MSB;
print "\nOutput is Single bit\n";
@Output_List_Single = &output_port_list_sepearting($Module_Outputs);
return @Output List Single;
```

```
sub output_port_list_sepearting
# To Remove ";" at end of the input port list
my $Module Outputs Separate=$ [0];
my @Output List Separate=();
$Module Outputs Separate =~ s/;//;
print"Module Input List is $Module Outputs Separate\n";
#split(', ', $str); Syntax
@Output List Separate= split (',',$Module Outputs Separate);
$Output_Port_Count = @Output_List_Separate;
print"Output port name is @Output List Separate\n";
return @Output_List_Separate; # Return Output_List_Separated
sub monitor print
print FH2 "\ninitial\n";
print FH2 " begin\n";
### Input Monitor Declaration ###
my @Monitor_List = @_;
$MONITOR=0:
foreach $MONITOR(@Monitor_List)
print"\n Input Monitor List :$MONITOR\n";
$Total Port Count = @Monitor List;
print"\n The Monitor List is updated with Input port and Output port\n";
print"\n\nMonitor List =@Monitor List\n";
print"\nTotal Ports present in Design Module = \t\t$Total Port Count\n";
print"*#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\
**#@#\$\**#@#\$\**#@#\$\**#@#\$\*";
print FH2 " \$monitor (\$time,\"";
print "\n\n\\$monitor (\$time,\"";
$CNT_PORT=0;
#$Total_Port_Count
foreach $name(@Monitor_List)
$CNT PORT+=1;
if($CNT PORT == $Total Port Count)
print FH2 "$name=\%b";
else
print FH2 "$name=\%b,";
```

```
print "$name=\%b,";
print FH2 "\"\,";
print "\b\"\,";
$CNT PORT=0;
foreach $name(@Monitor List)
$CNT PORT+=1;
if($CNT_PORT == $Total_Port_Count)
print FH2 "$name";
else
print FH2 "$name,";
print " $name,";
print FH2 "\);\n";
print "\b);\n\n";
print"*#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**#@#\$\**
\#@\#\s\*\n";
print FH2 " end\n";
return 0;
&rand_test_input ($len_updated_input_count);
#######This block used from Last week Assignment ##############
sub rand test input()
print "\n*************####Random input Generation
#####*************************\n":
print
">>>>>>>>
<<<\\n";
print"\n\n------\n\n":
print "\n*********** Please Enter Integer value
*********************************
print"How many Test Vector to be generated?";
my $Test_Range=<STDIN>;
chomp($Test Range);
# Input Port count. So generating those many numbers
```

```
$Variable_count = @Input_List;
print "The Input Variable count $Variable_count\n";
push(@Range LL,@Range LL Input);
push(@Range_UL,@Range_UL_Input);
for($u=0;$u<$Variable_count;$u++)
print
"<<<<<<<<>>>>>>>/n";
print("Rand number for Array $Input_List[$u]\n");
print"\nThe Lower limit for $Input List[$u] Variable:";
print"$Range_LL[$u]";
print"\nThe Upper limit for $Input_List[$u] Variable:";
print"$Range_UL[$u]\n";
print
"<<<<<<<<>>"";
my X=0;
my @Input List Var=[];
for($k=0;$k<$Variable count;$k++)
print "\n##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##
##<>##---\n":
print("\nRand number for Array $Input_List[$k]:\n");
for($l=0;$l<$Test_Range;$l++)
my Z=1;
while(\$Z)
{
#Storing random number
$X=int(rand($Range_UL[$k]-$Range_LL[$k]+1))+$Range_LL[$k];
if(X)=Range_LL[k]
$Input_List_Var[$k][$1]=$X;
Z=0;
print"$Input_List_Var[$k][$1]\t";
print "\n##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##<>##---##
##<>##---\n";
}
######## Storing the Random number generated for Input Variable ####
print FH2 "\ninitial\n";
print FH2 " begin\n";
for($l=0;$l<$Test_Range;$l++)
print FH2 " #2 ";
for($k=0;$k<$Variable_count;$k++)
```

```
{
#print"$Input_List_Var[$k][$1]\t";
print FH2 " $Input_List[$k]=$Input_List_Var[$k][$1]; ";
}
print FH2 "\n";
}
######## Input Inital Block end Statement ################
print FH2 " #10 \$stop;\n";
print FH2 " end\n";
print FH2 "endmodule\n";
}
```

Important Points

- In Verilog Folder there are two Directories Testbench and Verilog_Design_Module.
 Note:
 - There should a space between module modulename (port list);
- 2. The **Verilog_Testbench_Gen.pl** source file present in PERL Directory.
- 3. Execute the file and provide Verilog module file location using command arguments.
- 4. Provide Integer value for Test input Generation. The code is implemented using Random Number Generation.
- 5. After Generation of testbench the file is stored in the Testbench folder.

Output Screenshots




Figure 2.1 The source code is present in Verilog_Design_Module and testbench generated is stored in Testbench folder.

Example 1: 1 bit Full adder Design




Figure 2.2 The user needs to give Verilog file as input to the terminal. The terminal is displaying the list of available Verilog files under Design Directory.




Figure 2.3 The Terminal window displays the Verilog design module and now it is processing file Line by Line.




Figure 2.4 The Terminal window shows the intermediate text useful in debugging.




Figure 2.5 The Terminal window is enabling user to be cautious to enter how many test vector are needed to be generated.

Screenshot of Testbench Generated for adder:




Figure 2.6 The testbench generated for 1-bit adder.

Example 2: Mux 4to1




Figure 2.7: The user now selecting Mux_4to1 Module and the perl script is processing to generate tesbench




Figure 2.8 The Terminal window is enabling user to be cautious to enter how many test vector are needed to be generated. The upper limit and lower limit is specified by the Verilog module like [3:0] means 4 bit (0 to 15) for I and [1:0] for Sel.

Screenshot of Testbench Generated for Mux_4to1

```
Testbench_for_mux_4to1.v
 Open ▼ π
                                                                                                                                                Save ≡ - ¤
                            Verilog_Testbench_Gen.pl
                                                                                                               Testbench_for_mux_4to1.v
        module test_mux_4to1();
         mux_4to1 \overline{G1} (Y,\overline{I},Sel);
        reg.[3:0]·I;
reg.[1:0]·Sel;
         wire Y;
         ...Smonitor ($time,"Y=%b,.I=%b,.Sel=%b",Y,.I,.Sel);
.end
10
13
         .#2...I=15;...Sel=2;.
14
         #2...I=0;...Sel=0;.
         .#<mark>2</mark>...I=5;...Sel=1;.
         .#<mark>2</mark>...I=<mark>12</mark>;...Sel=<mark>2</mark>;.
17
         .#2...I=5;...Sel=0;.
19
         .#<mark>2</mark>...I=7;...Sel=2;.
         #2 I=8; Sel=1;
#2 I=10; Sel=2;
#2 I=8; Sel=2;
#2 I=12; Sel=3;
20
21
22
23
24
25
```

Figure 2.9 The testbench generated for Multiplexer 4 to 1.

Example 3: Subtractor




Figure 2.10: The user now selecting sub_add.v Module file and the perl script is processing to generate tesbench.




Figure 2.11: The screenshot shows the random number generated for input A and B. In the screenshot user has entered 15 and A and B input are of 16-bit input. Therefore, the upper and lower limit range from 65535 to 0.

Screenshot of Testbench generated:




Figure 2.12 : The testbench generated for 16bit-Subtraction.

Inference:

- 1. Writing PERL Script and how to execute it in Terminal window.
- 2. Getting familiarised with Scalar Data, Arrays and List Data, Control Structure, Hashes syntax and using in the script.
- 3. Learning inbuilt functions like chomp(), chop(), rand(), print(), shift(), unshift(), pop(), push(), sort(), reverse() and many more.
- 4. Learning File handling, text manipulation of files. In built functions of file handling open(), close() and file modes.
- 5. Learning Directories handling. In built functions of directories handling opendir(), closedir() and readdir().
- 6. Writing PERL Script for VLSI Automation.