



Fall Semester 2021-2022

ECE5014 – ASIC Design

M.Tech VLSI Design

School of Electronics Engineering

Vellore Institute of Technology

Name: Shreyas S Bagi

Register Number: 21MVD0086

Slot: L3+L4

Lab Task 04

Gate Level Simulation, Formal Verification and Pre-Layout STA

Section 1 Gate Level Simulation

Aim: The RTL code for Design of Simple Processor.

RTL Coding:

1. Control path Verilog Code

```
module controller_new (DIN, Run, Resetn, Clock, Done, R0out, R1out,
R2out, R3out, R4out, R5out,
R6out, R7out, Gout, DINout, LdR0, LdR1, LdR2, LdR3, LdR4, LdR5, LdR6,
LdR7, LdA, LdG, Add_sub);
input Run, Resetn, Clock;
input [8:0] DIN;
output reg LdR0, LdR1, LdR2, LdR3, LdR4, LdR5, LdR6, LdR7, LdA, LdG,
Add_sub;
output reg R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,
Done, DINout;
wire [9:0] Xreg, Yreg;
reg [9:0] Sel; //output DINout
reg [3:0] PS,NS;
reg [8:0] IR; // Instruction Register
// One - hot Encoding
localparam T0 = 4'b0001, T1 = 4'b0010, T2 = 4'b0100, T3 = 4'b1000; //One
hot Encoding
localparam mv = 3'b000, add = 3'b001, sub = 3'b010, mvi = 3'b011;
reg IRin;
// T0 is for loading state
// If mv instruction then go T1 and RYout and LdRx enabled Control signals
go high
// [8:0] IR
// [8,7,6] IR -----> Opcode
// [5,4,3] IR -----> RX
// [2,1,0] IR -----> RY

wire [2:0] opcode_decoded;
reg [2:0] opcode;

// add R1,R2
//001 001 010 ----> Din at Time t=0
// State is in T0
//opcode = Data_reg [8:6];
```

```
dec3to8 Z1 (IR[5:3],Xreg); // RX register -----> Xreg is Destination Register
dec3to8 Z2 (IR[2:0],Yreg); // RY register -----> Yreg is Source Register
dec3to8_3bit Z3 (IR[8:6], opcode_decoded); // Opcode decoding
```

```
// Current State Logic Generation
```

```
always @(posedge Clock)
```

```
begin
```

```
if(Resetn)
```

```
PS <= NS;
```

```
else
```

```
PS <= T0;
```

```
end
```

```
always @(posedge Clock)
```

```
begin
```

```
if(IRin)
```

```
opcode <= opcode_decoded;
```

```
else
```

```
opcode <= opcode;
```

```
end
```

```
// Next State Generation Logic
```

```
always @(PS,Run,Done) // removed Run or Done signal in sensitivity list.
```

```
begin
```

```
case(PS) // Use only Blocking statements.
```

```
T0: NS = Run? T1:T0;
```

```
T1: begin // Destination Register Load Signal.
```

```
case(opcode)
```

```
mv : NS =T0; // Change go back to stage T0 not to be in T1.
```

```
add : NS =T2;
```

```
sub : NS =T2;
```

```
mvi : NS = T2;
```

```
default :NS = T0;
```

```
endcase
```

```
end
```

```
T2:begin // Source Register Load Signal.
```

```
case(opcode)
```

```
add : NS=T3;
```

```
sub : NS=T3;
```

```
mvi : NS = T0;
```

```
default : NS = T0;
```

```

        endcase
    end

T3:begin // Source Register Load Signal.
    case(opcode)
        add : NS=T0;
        sub : NS=T0;
        default : NS = T0;
    endcase
end
default : NS = T0;
endcase
end

// Output Generation always block that is Control Signal Generation Logic
always @(PS)
begin
case(PS) // Use only Blocking statements.
T0: begin
    // Initial Reset all the Load Signals
    LdR0 = 0; LdR1 = 0; LdR2 = 0; LdR3 = 0; LdR4 =0; LdR5 = 0; LdR6
= 0; LdR7 = 0;LdA = 0; LdG =0;
    IRin = 1;
    if(!Run)
        begin
            Done = 0;
        end
    else
        begin
            IR = DIN;
            Done = 0;
        end
    end
T1: begin // Destination Register Load Signal.
    IRin = 0;
    if (opcode == mv)
    begin
        // Ryout corresponding Reg should be high
        // Rx in corresponding Reg should be high
        // Done 1
        // mv R1,R2  R1<----- R2
        Sel = Yreg;
        {R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,
DINout} = Sel;
        {LdR0,LdR1,LdR2,LdR3,LdR4,LdR5,LdR6,LdR7} = Xreg[9:2];
    end
end
end

```

```
        // changed to reg from sel
        Done = 1;
    end

    else if(opcode == add)
    begin
        // RYout corresponding Reg should be high
        // Rx in corresponding Reg should be high
        // Done 1
        // add R1,R2  R1<---R1+R2
        Sel = Xreg;
        {R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,
        DINout} = Sel;
        LdA = 1;
        LdG = 0;
        // A = BusWires;
        Add_sub = 1; // 1 for add
    end

    else if(opcode == sub)
    begin
        Sel = Xreg;
        {R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,
        DINout} = Sel;
        LdA = 1;
        LdG = 0;
        //A <= BusWires;
        Add_sub = 0; // 1 for sub
    end

    else if(opcode == mvi)
    begin
        Sel = 10'b0000000001; // Sel = Din out
        {R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout, DINout}
        = Sel;
        {LdR0,LdR1,LdR2,LdR3,LdR4,LdR5,LdR6,LdR7} = Xreg[9:2];

    end
end

T2:begin // Source Register Load Signal.
    //IRin = 0;
    if(opcode == add)
    begin
        Sel = Yreg;
```

```
{R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,
DINout} = Sel;
LdA = 0;
LdG = 1;
//G = Z; // Z is result of addition from the adder block;
end

else if(opcode == mvi)
begin
Sel = 10'b0000000001; // Sel = Din out
{R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,
DINout} = Sel;
{LdR0,LdR1,LdR2,LdR3,LdR4,LdR5,LdR6,LdR7} = Xreg[9:2];
Done = 1;
end

else if(opcode == sub)
begin
Sel = Yreg;
{R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,
DINout} = Sel;
LdA = 0;
LdG = 1;
end
end

T3: begin
//IRin = 0;
if(opcode == add)
begin
Done = 1;
Sel=10'b0000000010; // Data from G Register to Destination Register.
Gout=1
{R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,
DINout} = Sel;
{LdR0,LdR1,LdR2,LdR3,LdR4,LdR5,LdR6,LdR7} = Xreg[9:2];

end

else if(opcode == sub)
begin
Done = 1;
Sel=10'b0000000010; // Data from G Register to Destination Register.
{R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,
DINout} = Sel;
{LdR0,LdR1,LdR2,LdR3,LdR4,LdR5,LdR6,LdR7} = Xreg[9:2];
```

```
        end
    end
    default : begin //IRin = 0;
        end
    endcase
end

endmodule

module dec3to8 (W, Y);
input [2:0] W;
output reg [9:0] Y;

always @(W)
begin
    case (W)
        3'b000: Y = 10'b1000000000;
        3'b001: Y = 10'b0100000000;
        3'b010: Y = 10'b0010000000;
        3'b011: Y = 10'b0001000000;
        3'b100: Y = 10'b0000100000;
        3'b101: Y = 10'b0000010000;
        3'b110: Y = 10'b0000001000;
        3'b111: Y = 10'b0000000100;
        //3'b1000: Y = 10'b0000000010;
    endcase
end
endmodule

module dec3to8_3bit (W, Y);
input [2:0] W;
output reg [2:0] Y;

always @(W)
begin
    case (W)
        3'b000: Y = 3'b000;
        3'b001: Y = 3'b001;
        3'b010: Y = 3'b010;
        3'b011: Y = 3'b011;
        3'b100: Y = 3'b100;
        3'b101: Y = 3'b101;
        3'b110: Y = 3'b110;
        3'b111: Y = 3'b111;
        default: Y = 3'b000;
    endcase
end
endmodule
```

```
endcase
end
endmodule
```

2. Datapath Verilog Code

```
/*
File_Name : Data_path_work
revision: 2
Last_Modified : 12/03/2021
*/

//timescale 1ns/1ns

module datapath_register_array (R0out, R1out, R2out, R3out, R4out, R5out, R6out,
R7out, Gout, DINout,
Clock,rst,R0in, R1in,R2in,R3in,R4in,R5in,R6in,R7in,Ain,Bus,DIN,AddSub,Gin);

input R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout, DINout,
Clock,R0in, R1in,R2in,R3in,R4in,R5in,R6in,R7in,Ain,rst,AddSub,Gin;

input [8:0] DIN;

output [8:0] Bus;

wire [8:0] R0_data_out, R1_data_out, R2_data_out, R3_data_out, R4_data_out;

wire [8:0] R5_data_out, R6_data_out, R7_data_out, A_data_out, Sum,G;

mux_10to1 m1 (.R0out(R0out), .R1out(R1out), .R2out(R2out), .R3out(R3out),
.R4out(R4out), .R5out(R5out), .R6out(R6out), .R7out(R7out), .Gout(Gout),
.DINout(DINout),.DIN(DIN), .R0(R0_data_out),.R1(R1_data_out),
.R2(R2_data_out), .R3(R3_data_out), .R4(R4_data_out),
.R5(R5_data_out),.R6(R6_data_out), .R7(R7_data_out), .G(G), .Bus(Bus));
//Priority Multiplexer

Add_Sub add_top (.A(A_data_out), .Bus(Bus),
.AddSub(AddSub),.ALU_out(Sum)); //Add_Sub (Aout, Bus, AddSub,ALU_out);

reg_G g2 (.Sum(Sum),.Gin(Gin), .Clock(Clock), .rst(rst), .Z(G));

Register Reg0 (Clock, R0_data_out, Bus, R0in,rst);

Register Reg1 (Clock, R1_data_out, Bus, R1in,rst);
```



```
Register Reg2 (Clock, R2_data_out, Bus, R2in,rst);  
Register Reg3 (Clock, R3_data_out, Bus, R3in,rst);  
Register Reg4 (Clock, R4_data_out, Bus, R4in,rst);  
Register Reg5 (Clock, R5_data_out, Bus, R5in,rst);  
Register Reg6 (Clock, R6_data_out, Bus, R6in,rst);  
Register Reg7 (Clock, R7_data_out, Bus, R7in,rst);  
Register A5 (Clock, A_data_out, Bus, Ain,rst);  
endmodule
```

```
module mux_10to1 (R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,  
DINout,  
DIN, R0,R1, R2, R3, R4, R5,R6, R7, G, Bus);
```

```
input R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout, DINout;  
input [8:0] DIN, R0,R1, R2, R3, R4, R5,R6, R7, G;  
output reg [8:0] Bus;  
wire [9:0] sel; //selection line of mux_10to1
```

```
assign sel = {R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,  
DINout};
```

```
always @ (*)
```

```
begin
```

```
if (sel == 10'b00000000001)
```

```
    Bus = DIN;
```

```
else if (sel == 10'b00000000010)
```

```
    Bus = G;
```

```
else if (sel == 10'b00000000100)
```

```
    Bus = R7;
```

```
    else if (sel == 10'b00000001000)
```

```
    Bus = R6;
```

```
        else if (sel == 10'b0000010000)
            Bus = R5;
        else if (sel == 10'b0000100000)
            Bus = R4;
        else if (sel == 10'b0001000000)
            Bus = R3;
        else if (sel == 10'b0010000000)
            Bus = R2;
        else if (sel == 10'b0100000000)
            Bus = R1;
        else if (sel == 10'b1000000000)
            Bus = R0;
    else
        Bus = Bus;
end
endmodule
```

```
//For register
module Register (Clock,dout,din,EN,rst);
    input Clock;
    input EN,rst;
    input [8:0] din;
    output reg [8:0] dout;

    always @(posedge Clock)
    begin
        if(EN)
            dout <= din;
        else if(~rst)
            dout <= 9'b0;
    end
endmodule
```

```
end
endmodule

//ADD_SUB
module Add_Sub (A, Bus, AddSub,ALU_out);
input [8:0] A, Bus;
input AddSub;
output [8:0] ALU_out;
wire [8:0] xrou;
wire Cout;

xor          (xrou[0],Bus[0],AddSub),          (xrou[1],Bus[1],AddSub),
(xrou[2],Bus[2],AddSub), (xrou[3],Bus[3],AddSub),
          (xrou[4],Bus[4],AddSub),          (xrou[5],Bus[5],AddSub),
(xrou[6],Bus[6],AddSub), (xrou[7],Bus[7],AddSub),
          (xrou[8],Bus[8],AddSub);
csa_9bit add1 (.a(A), .b(xrou),.cin(AddSub) , .sum(ALU_out), .cout(Cout));

endmodule

module reg_G(Sum,Gin, Clock,rst, Z);
input Gin;
input [8:0] Sum;
input Clock, rst;
output reg [8:0] Z;
always @ (posedge Clock)
begin
if (~rst)
begin
Z <= 9'b0;
end
end
```

```
else
begin
if(Gin == 1)
Z <= Sum;
else
Z <= Z;
end
end
endmodule
```

```
module csa_9bit(a, b,cin, sum, cout);
//In main module a= A, b= Bus , c= AddSub
//module carry_select_adder_16bit(a, b, cin, sum, cout);
input [8:0] a,b;
input cin;
output [8:0] sum;
output cout;

wire [1:0] c;
// assign {cout,sum} = a+b+cin;
//full adder
full_adder fa0(.a(a[0]),.b(b[0]),.cin(cin),.sum(sum[0]),.cout(c[0]));

carry_select_adder_4bit_slice
csa_slice1(.a(a[4:1]),.b(b[4:1]),.cin(c[0]),.sum(sum[4:1]),.cout(c[1]));

carry_select_adder_4bit_slice
csa_slice2(.a(a[8:5]),.b(b[8:5]),.cin(c[1]),.sum(sum[8:5]), .cout(cout));

endmodule
```

////////////////////////////////////

//4-bit Carry Select Adder Slice

////////////////////////////////////

```
module carry_select_adder_4bit_slice(a, b, cin, sum, cout);
input [3:0] a,b;
input cin;
output [3:0] sum;
output cout;

wire [3:0] s0,s1;
wire c0,c1;

ripple_carry_4_bit rca1(.a(a[3:0]),.b(b[3:0]),.cin(1'b0),.sum(s0[3:0]),.cout(c0));
ripple_carry_4_bit rca2(.a(a[3:0]),.b(b[3:0]),.cin(1'b1),.sum(s1[3:0]),.cout(c1));

mux2X1 ms0(.in0(s0[3:0]),.in1(s1[3:0]),.sel(cin),.out(sum[3:0]));
mux2X1_1 mc0(.in0(c0),.in1(c1),.sel(cin),.out(cout));
endmodule
```

////////////////////////////////////

//2X1 Mux

////////////////////////////////////

```
module mux2X1( in0,in1,sel,out);
//parameter width=16;
input [3:0] in0,in1;
input sel;
output [3:0] out;
assign out=(sel)?in1:in0;
```

```
endmodule
```

```
module mux2X1_1( in0,in1,sel,out);
```

```
//parameter width=16;
```

```
input in0,in1;
```

```
input sel;
```

```
output out;
```

```
assign out=(sel)?in1:in0;
```

```
endmodule
```

```
////////////////////////////////
```

```
//4-bit Ripple Carry Adder
```

```
////////////////////////////////
```

```
module ripple_carry_4_bit(a, b, cin, sum, cout);
```

```
input [3:0] a,b;
```

```
input cin;
```

```
output [3:0] sum;
```

```
output cout;
```

```
wire c1,c2,c3;
```

```
full_adder fa0(.a(a[0]),.b(b[0]),.cin(cin),.sum(sum[0]),.cout(c1));
```

```
full_adder fa1(.a(a[1]),.b(b[1]),.cin(c1),.sum(sum[1]),.cout(c2));
```

```
full_adder fa2(.a(a[2]),.b(b[2]),.cin(c2),.sum(sum[2]),.cout(c3));
```

```
full_adder fa3(.a(a[3]),.b(b[3]),.cin(c3),.sum(sum[3]),.cout(cout));
```

```
endmodule
```

```
////////////////////////////////
```

```
//1bit Full Adder
```

```
////////////////////////////////
```

```
module full_adder(a,b,cin,sum,cout);
```

```
input a,b,cin;
```

```
output sum, cout;

wire x,y,z;

half_adder h1(.a(a), .b(b), .sum(x), .cout(y));

half_adder h2(.a(x), .b(cin), .sum(sum), .cout(z));

or or_1(cout,z,y);

endmodule
```

```
////////////////////////////////
```

```
// 1 bit Half Adder
```

```
////////////////////////////////^timescale 1ns / 1ns
```

```
module half_adder( a,b, sum, cout );
```

```
input a,b;
```

```
output sum, cout;
```

```
xor xor_1 (sum,a,b);
```

```
and and_1 (cout,a,b);
```

```
endmodule
```

3. Top Module Code

```
module simple_processor_Top (Run, Resetn, Clock, DIN, Bus, Done);  
input Run, Resetn, Clock;  
input [8:0] DIN;  
output [8:0] Bus;  
output Done;  
  
wire R0out, R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout,  
DINout, LdR0, LdR1, LdR2, LdR3, LdR4, LdR5, LdR6, LdR7, LdA, LdG,  
Add_sub;  
  
controller_new G1_Controller (DIN, Run, Resetn, Clock, Done, R0out,  
R1out, R2out, R3out, R4out, R5out, R6out, R7out, Gout, DINout, LdR0,  
LdR1, LdR2, LdR3, LdR4, LdR5, LdR6, LdR7, LdA, LdG, Add_sub);  
  
datapath_register_array G2_Datapath (R0out, R1out, R2out, R3out, R4out,  
R5out, R6out, R7out, Gout, DINout, Clock, Resetn, LdR0, LdR1, LdR2,  
LdR3, LdR4, LdR5, LdR6, LdR7, LdA, Bus, DIN, Add_sub, LdG);  
  
endmodule
```

Script File for run

```
vcs -V -R -f Simple_Processor_filelist -full64 -debug_all -o gls -gui
```

File list

```
saed14nm_hvt.v  
saed14nm_rvt.v  
saed14nm_lvt.v  
Simple_Processor_netlist.v  
Simple_processor_testbench_22_april_mv_work.v
```


Testbench Codes based on Operations

1. Move Immediate Operation

```
`timescale 1ns/1ns
module simple_processor_testbench ();
reg Run, Resetn, Clock;
reg [8:0] DIN;
wire [8:0] Bus;
wire Done;

controller_new G1 (DIN, Run, Resetn, Clock, Done, R0out, R1out,
R2out, R3out, R4out, R5out,
R6out, R7out, Gout, DINout, LdR0, LdR1, LdR2, LdR3, LdR4, LdR5,
LdR6, LdR7, LdA, LdG, Add_sub);

datapath_register_array G2 (R0out, R1out, R2out, R3out, R4out, R5out,
R6out, R7out, Gout, DINout, Clock, Resetn, LdR0,
LdR1, LdR2, LdR3, LdR4, LdR5, LdR6, LdR7, LdA, Bus, DIN,
Add_sub, LdG);

initial
Clock = 1'b1;

always #5 Clock = ~Clock;
initial
begin

$set_toggle_region(simple_processor_testbench.G1,
simple_processor_testbench.G2);
$toggle_start();
// ...

Resetn = 1'b0;
#10 Resetn = 1'b1;
Run = 1'b1;

DIN = 9'b011000001; // mvi operation
#20 DIN = 9'b111001111; // immediate data
//R0 is loaded with 111001111;
#5;
#20 DIN = 9'b011010001; // mvi operation
#20 DIN = 9'b111111111; // immediate data after 50ns from 1st instuction
@t=10
// R2 is loaded with 111111111;
#30 DIN = 9'b011001001; // mvi operation
#20 DIN = 9'b101010101; // immediate data
//R1 is loaded with 101010101;
```

```
#5;
#30 DIN = 9'b011011001; // mvi operation
#20 DIN = 9'b101010111; // immediate data
//R3 is loaded with 101010101;
#5;
#30 DIN = 9'b011100001; // mvi operation
#20 DIN = 9'b111101111; // immediate data
//R4 is loaded with 101010101;
#5;
#30 DIN = 9'b011101001; // mvi operation
#20 DIN = 9'b110110110; // immediate data
//R5 is loaded with 101010101;
#5;
#30 DIN = 9'b011110001; // mvi operation
#20 DIN = 9'b111011011; // immediate data
//R6 is loaded with 101010101;
#5;
#30 DIN = 9'b011111001; // mvi operation
#20 DIN = 9'b111111111; // immediate data
//R7 is loaded with 101010101;
// ...
$toggle_stop();
$toggle_report("Simple_Processor_SAIF_Move_Immediate_Operation.
saif", 1.0e-12, "simple_processor_testbench");
#5; $stop;
Run = 1'b0;
end
end
endmodule
```


Gate Level Simulation Waveforms:




Figure 1.3: The data stored in Register and Move Immediate Operation.




Figure 1.4: The data stored using Move Immediate Operation for Register R0.

In the Figure 1.3 we are doing Move immediate operation. At time instant from $t=0\text{ns}$ to 40ns we observe that Register R0 is stored with 0 value and after 40ns we store the data $9'h1CF$ data observe in Figure 1.4 with 1ns delay. Similarly In Figure 1.5 and Figure 1.6 we observe the move immediate operation taking place for R2 register and R1 register.




Figure 1.5: The data stored using Move Immediate Operation for Register R2.




Figure 1.6: The data stored using Move Immediate Operation for Register R1.

2. Move Operation

```

`timescale 1ns/1ns
module simple_processor_testbench_mv_op ();
reg Run, Resetn, Clock;
reg [8:0] DIN;
wire [8:0] Bus;
wire Done;

controller_new U1 (DIN, Run, Resetn, Clock, Done, R0out, R1out,
R2out, R3out, R4out, R5out,
R6out, R7out, Gout, DINout, LdR0, LdR1, LdR2, LdR3, LdR4, LdR5,
LdR6, LdR7, LdA, LdG, Add_sub);

datapath_register_array U2 (R0out, R1out, R2out, R3out, R4out, R5out,
R6out, R7out, Gout, DINout,
Clock,rst,R0in,
R1in,R2in,R3in,R4in,R5in,R6in,R7in,Ain,Bus,DIN,AddSub,Gin);

initial
Clock = 1'b1;

always #5 Clock = ~Clock;

initial
begin
$set_toggle_region(simple_processor_testbench_mv_op.U1,
simple_processor_testbench_mv_op.U2);
$toggle_start();
// ...

Resetn = 1'b0;
#10 Resetn = 1'b1;
Run = 1'b1;

DIN = 9'b011_000_001; // mvi operation
#20 DIN = 9'b111_001_111; // immediate data
//R0 is loaded with 111001111;
#5;

#20 DIN = 9'b011_010_001; // mvi operation
#20 DIN = 9'b111_111_111; // immediate data after 50ns from 1st
instuction @t=10
// R2 is loaded with 111111111;

```

```
#30 DIN = 9'b011_001_001; // mvi operation
#20 DIN = 9'b101_010_101; // immediate data
//R1 is loaded with 101010101;
#5;

#30 DIN = 9'b000_101_010;

#30 DIN = 9'b011_111_001; // mvi operation
#20 DIN = 9'b111_000_111; // immediate data
//R1 is loaded with 101010101;
#10 DIN = 9'b000_001_111;

// ...
$toggle_stop();
$toggle_report("Simple_Processor_SAIF_Move_Operation.saif", 1.0e-
12, "simple_processor_testbench_mv_op");

#200 $stop;
end

endmodule
```


Waveforms:




Figure 1.7: The Move operation taking place from R2 to R5.

In the Figure 1.7 we are doing Move operation. We have done the Move immediate operation for Register R0, R1 and R2 already. At time instant from $t=170\text{ns}$ to 190ns we observe that. The Move operation takes two states (two clock pulses) to complete the operation. We observe the data stored in Register R2 is copied to Register R5

Gate Level Simulation Waveforms:




Figure 1.8: The Move operation taking place from R2 to R5.

3. Addition Operation

```

`timescale 1ns/1ns
module simple_processor_testbench_add_op();
reg Run, Resetn, Clock;
reg [8:0] DIN;
wire [8:0] Bus;
wire Done;

controller_new G1 (DIN, Run, Resetn, Clock, Done, R0out, R1out,
R2out, R3out, R4out, R5out,
R6out, R7out, Gout, DINout, LdR0, LdR1, LdR2, LdR3, LdR4, LdR5,
LdR6, LdR7, LdA, LdG, Add_sub);

datapath_register_array G2 (R0out, R1out, R2out, R3out, R4out, R5out,
R6out, R7out, Gout, DINout, Clock, Resetn, LdR0,
LdR1, LdR2, LdR3, LdR4, LdR5, LdR6, LdR7, LdA, Bus, DIN,
Add_sub, LdG);

initial
Clock = 1'b1;

always #5 Clock = ~Clock;

initial
begin
$set_toggle_region(simple_processor_testbench_add_op.G1,
simple_processor_testbench_add_op.G2);
$toggle_start();
// ...

Resetn = 1'b0;
#10 Resetn = 1'b1;
Run = 1'b1;

DIN = 9'b011_000_001; // mvi operation
#20 DIN = 9'b111_001_111; // immediate data
//R0 is loaded with 111001111;
#5;


/*
#20 DIN = 9'b011_010_001; // mvi operation
#20 DIN = 9'b111_111_111; // immediate data after 50ns from 1st
instuction @t=10
// R2 is loaded with 111111111;
*/

```


```
/*
#30 DIN = 9'b011_001_001; // mvi operation
#20 DIN = 9'b101_010_101; // immediate data
//R1 is loaded with 101010101;
*/
#40 DIN = 9'b001_000_010;
#20 Run =0;

// ...
$toggle_stop();
$toggle_report("Simple_Processor_SAIF_ADD_Operation.saif",1.0e-
12, "simple_processor_testbench_add_op");

#10 $stop;
end
endmodule
```

Waveforms:**Figure 1.9:** The Load operation for R0.

In the figure we observe that the data 9'h10F loaded to register R0. Observe from time instant from 0 to 40ns no data loaded. At t=40ns we observe that R0 is loaded with the data 9'h10F. We are doing Move immediate operation for Register R0.

**Figure 1.10:** The Load operation for R2.

In the figure we observe that the data 9'h1F0 loaded to register R2. Observe from time instant from 0 to 90ns no data loaded. At t=90ns we observe that R2 is loaded with the data 9'h1F0. We are doing Move immediate operation for Register R2.




Figure 1.11: The Addition operation opcode decoding.

In the Figure 1.6 we observe that the R0 data value is copied to Register A. The control signal LdA is generated high and goes low after that, the addition takes place with bus loaded with R2 data. In next clock pulse we observe that the LdG signal became high and addition result is stored to Register G.




Figure 1.12: The Addition operation opcode decoding.

In the Figure 1.7 we observe that sum result stored Register G is stored back to register R0.




Figure 1.13: The Addition operation not working properly due to gate delays the Multiple Load signals are generating at the same time. This problem is causing the result not to be attached to the registers. The Addition result is 0x0ff available at 137ns the data is not latched to the register R0.

4. Subtraction Operation

```
`timescale 1ns/1ns
module simple_processor_testbench_add_op();
reg Run, Resetn, Clock;
reg [8:0] DIN;
wire [8:0] Bus;
wire Done;

simple_processor_Top T1 (Run,Resetn,Clock,DIN,Bus,Done);

initial
Clock = 1'b1;

always #5 Clock = ~Clock;

initial
begin
$set_toggle_region(simple_processor_testbench_add_op.T1);
$toggle_start();
// ...

Resetn = 1'b0;
#10 Resetn = 1'b1;
Run = 1'b1;

DIN = 9'b011_000_001; // mvi operation
#20 DIN = 9'b111_110_000; // immediate data
//R0 is loaded with 111001111;
#5;


#20 DIN = 9'b011_010_001; // mvi operation
#20 DIN = 9'b100_001_111; // immediate data after 50ns from 1st
instuction @t=10
// R2 is loaded with 111111111;

/*
#30 DIN = 9'b011_001_001; // mvi operation
#20 DIN = 9'b101_010_101; // immediate data
//R1 is loaded with 101010101;
*/
```


```
#40 DIN = 9'b010_000_010; // sub R0=R0-R2
#60 Run = 0;

// ...
$toggle_stop();
$toggle_report("Simple_Processor_SAIF_ADD_Operation.saif", 1.0e-
12, "simple_processor_testbench_add_op");

#0 $stop;
end
endmodule
```


Waveforms:**Figure 1.14:** The Load operation for R0.

In the Figure 1.14 we observe that the data 9'h1F0 loaded to register R0. Observe from time instant from 0 to 40ns no data loaded. At t=40ns we observe that R0 is loaded with the data 9'h1F0. We are doing Move immediate operation for Register R0.

**Figure 1.15:** The Load operation for R2.

In the Figure 1.15 we observe that the data 9'h10F loaded to register R2. Observe from time instant from 0 to 90ns no data loaded. At t=90ns we observe that R2 is loaded with the data 9'h10F. We are doing Move immediate operation for Register R2.




Figure 1.16: The Subtraction operation opcode decoding.

In the Figure 1.16 we observe that the R0 data value is copied to Register A. The control signal LdA is generated high and goes low after that, the subtraction takes place with bus loaded with R2 data. In next clock pulse we observe that the LdG signal became high and subtraction result is stored to Register G.




Figure 1.17: The Subtraction operation opcode decoding.

In the Figure 1.17 we observe that difference result stored Register G is stored back to register R0.




Figure 1.18: The Load operation for R0.




Figure 1.19: The Load operation for R2.




Figure 1.20 The Subtraction operation of R0 and R2 performed due to gate delays the Multiple Load signals are generating at the same time. This problem is causing the result not to be attached to the registers.

Inference:

1. The Simple Processor 9 bit was designed using Verilog code. The simulation was done using Synopsys VCS tool.
2. The opcodes used were Move, move immediate, Addition and Subtraction operation was done and verified.
3. The Gate Level Simulation was done using VCS tool by running the Testbench file and Netlist file generated from it.

Section 2 Formal Verification

Aim: The Simple Processor Formal Verification

The Formal verification is act of proving or disproving the correctness of intended algorithms underlying a system with respect to a certain formal specification or property. In this project we are using fm shell of Synopsys tool for verification.

The FM Shell Tickle Script:

```
#set Synopsys Auto Setup flow from minimum setup
set synopsys_auto_setup true

set DESIGN_REF_PATH "/home/synopsys/SAED14nm_EDK"

set_svf Simple_Processor.svf;

# SVF file

read_db -tech " \
${DESIGN_REF_PATH}/stdcell_hvt/db_nldm/saed14hvt_tt0p8v125c.db \
${DESIGN_REF_PATH}/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db \
${DESIGN_REF_PATH}/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db"

read_verilog -r ./controller_12_april.v

read_verilog -r ./Datapath_path_work_version_2.v

read_verilog -r ./Decoders.v

read_verilog -r ./Simple_Processor_Top_Module.v

set_top simple_processor_Top

read_verilog -i ./Simple_Processor_netlist.v

set_top simple_processor_Top

match

verify

report_guidance -summary
```


The Formal Verification Screenshots:

The first screenshot shows the 'op_Module.v' file being elaborated. The status bar indicates 'Elaborating design controller_new ...'. The main window displays a list of warnings and status messages. The warnings include:

- Warning: Variable 'opcode' referenced inside always block which is not in sensitivity list. (Signal: opcode Block : /controller_new File: /home/userdata/21mvd0086/Simple_Processor_Working/Formal_Verification/fv/controller_12_april.v Line: 61) (FMR_VLOG-079)
- Warning: Variable 'Run' referenced inside always block which is not in sensitivity list. (Signal: Run Block: /controller_new File: /home/userdata/21mvd0086/Simple_Processor_Working/Formal_Verification/fv/controller_12_april.v Line: 99) (FMR_VLOG-079)
- Warning: Variable 'DIN' referenced inside always block which is not in sensitivity list. (Signal: DIN Block: /controller_new File: /home/userdata/21mvd0086/Simple_Processor_Working/Formal_Verification/fv/controller_12_april.v Line: 105) (FMR_VLOG-079)
- Warning: Variable 'opcode' referenced inside always block which is not in sensitivity list. (Signal: opcode Block : /controller_new File: /home/userdata/21mvd0086/Simple_Processor_Working/Formal_Verification/fv/controller_12_april.v Line: 111) (FMR_VLOG-079)
- Warning: Variable 'Yreg' referenced inside always block which is not in sensitivity list. (Signal: Yreg Block: /controller_new File: /home/userdata/21mvd0086/Simple_Processor_Working/Formal_Verification/fv/controller_12_april.v Line: 117) (FMR_VLOG-079)
- Warning: Variable 'Xreg[9:2]' referenced inside always block which is not in sensitivity list. (Signal: Xreg[9:2] Block: /controller_new File: /home/userdata/21mvd0086/Simple_Processor_Working/Formal_Verification/fv/controller_12_april.v Line: 119) (FMR_VLOG-079)

The status messages show the elaboration of various components: dec3to8, datapath_register_array, mux_10to1, Add_Sub, csa_9bit, full_adder, half_adder, carry_select_adder_4bit_slice, ripple_carry_4_bit, mux2X1, mux2X1_1, reg_6, and Register. The process concludes with 'Implementing inferred operators...'.

The second screenshot shows the 'Library Checking Summary' and 'RTL Interpretation Summary'. The status bar indicates 'Elaborating design mux_10to1 ...'. The main window displays the following information:

- Library Checking Summary:**
 - Warning: 186 unlinked power cell(s) with unread pg pins.
 - Warning: 2535 unlinked power cell(s) with no power down functions on outputs.
 - Warning: 6 unlinked power cell(s) with unread backup pg pins.
 - Warning: 714 unlinked power cell(s) with no power down function on an ff or latch.
 - Use 'report_libraries -defects all' for more details.
- RTL Interpretation Summary:**
 - Design: r:/WORK/simple_processor_Top
 - 6 FMR_VLOG-079 messages produced (Incomplete sensitivity list)
- Reference design set to 'r:/WORK/simple_processor_Top'**
- Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Formal_Verification/fv/Simple_Processor_n etlist.v'**

Figure 2.1 The Formal Verification Screenshots part 1.




Figure 2.2 The Formal Verification Screenshots part 2.

```

set verification_verify_directly_undriven_output false
For details see report_dont_verify_points and report_constants

For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
***** Verification Results *****
Verification SUCCEEDED
ATTENTION: synopsys_auto_setup mode was enabled.
See Synopsys Auto Setup Summary for details.
ATTENTION: RTL interpretation messages were produced during link
of reference design.
Verification results may disagree with a logic simulator.

Reference design: r:/WORK/simple_processor_Top
Implementation design: i:/WORK/simple_processor_Top
148 Passing compare points

Matched Compare Points
-----
Passing (equivalent)      0      0      0      0      10      97      41      148
Failing (not equivalent)  0      0      0      0      0      0      0      0

Report      : guidance
             -summary

Reference   : r:/WORK/simple_processor_Top
Implementation : i:/WORK/simple_processor_Top
Version     : 0-2018.06-SP4
Date       : Mon May 2 00:07:39 2022
SVF hasn't been set.
fm_shell (verify)>

```

Figure 2.3 The Formal Verification Screenshot showing SUCCEEDED.

Inference:

1. The Simple Processor 9 bit was designed using Verilog code. The simulation was done using Synopsys VCS tool.
2. The Formal Verification was done using fm shell by running the fm script tickle script. This file includes the netlist generated from Logic synthesis and matches with Simple Processor Top Module.

Section 3 Pre-Layout Simulation

Aim: The Simple Processor Pre-Layout Simulation

Script:

```
set DESIGN_REF_PATH "/home/synopsys/SAED14nm_EDK"

set SEARCH_PATH    ". / \
    ${DESIGN_REF_PATH}/stdcell_rvt/db_nldm \
    ${DESIGN_REF_PATH}/stdcell_hvt/db_nldm \
    ${DESIGN_REF_PATH}/stdcell_lvt/db_nldm "

set TARGET_LIBRARY_FILES    " \
    ${DESIGN_REF_PATH}/stdcell_hvt/db_nldm/saed14hvt_tt0p8v125c.db \
    ${DESIGN_REF_PATH}/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db \
    ${DESIGN_REF_PATH}/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db"

set LINK_LIBRARY_FILES    "* \
    ${DESIGN_REF_PATH}/stdcell_hvt/db_nldm/saed14hvt_tt0p8v125c.db \
    ${DESIGN_REF_PATH}/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db \
    ${DESIGN_REF_PATH}/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db"

set_app_var search_path "$SEARCH_PATH"
set_app_var target_library "$TARGET_LIBRARY_FILES"
set_app_var link_library " $LINK_LIBRARY_FILES "

read_verilog ./Simple_Processor_mvt_netlist.v
current_design simple_processor_Top

link

source ./constraints_processor.sdc
```


check_timing

report_timing

report_timing -delay_type min

report_analysis_coverage

report_timing -from [all_inputs] -max_paths 20 -to [all_registers -data_pins] >
reports/timing.rpt

report_timing -from [all_register -clock_pins] -max_paths 20 -to [all_registers -
data_pins] > reports/su.timing.rpt

report_timing -from [all_register -clock_pins] -max_paths 20 -to [all_registers -
data_pins] -delay_type min > reports/hold.timing.rpt

report_timing -from [all_registers -clock_pins] -max_paths 20 -to [all_outputs] >>
reports/timing.rpt

report_timing -from [all_inputs] -to [all_outputs] -max_paths 20 >>
reports/timing.rpt


report_timing -from [all_registers -clock_pins] -to [all_registers -data_pins] -
delay_type max >> reports/timing.rpt

report_timing -from [all_registers -clock_pins] -to [all_registers -data_pins] -
delay_type min >> reports/timing.rpt

report_timing -transition_time -capacitance -nets -input_pins -from [all_registers -
clock_pins] -to [all_registers -data_pins] > reports/timing.tran.cap.rpt

Screenshots:

1. Report Timing



```

pt_shell> report_timing

Report : timing
-path_type full
-delay_type max
-max_paths 1
-sort_by slack

Design : simple_processor_Top
Version: 0-2018.06-SP4
Date   : Wed May 18 22:25:37 2022
*****

Startpoint: Resetn (input port clocked by clock)
Endpoint:  G2_Datapath/g2/Z_reg_0_
           (rising edge-triggered flip-flop clocked by clock)
Path Group: INPUTS
Path Type: max

Point                                     Incr      Path
-----
clock clock (rise edge)                  0.00      0.00
clock network delay (ideal)              2.00      2.00
input external delay                     1.00      3.00 r
Resetn (in)                             0.00      3.00 r
G2_Datapath/U4/X (SAEDHVT14_BUF_U_0P5)  0.05      3.05 r
G2_Datapath/g2/U11/X (SAEDHVT14_OA221_U_0P5) 0.05      3.10 r
G2_Datapath/g2/Z_reg_0_/D (SAEDHVT14_FDP_V2LP_0P5) 0.01      3.10 r
data arrival time                        3.10

clock clock (rise edge)                  10.00     10.00

(rising edge-triggered flip-flop clocked by clock)
Path Group: INPUTS
Path Type: max

Point                                     Incr      Path
-----
clock clock (rise edge)                  0.00      0.00
clock network delay (ideal)              2.00      2.00
input external delay                     1.00      3.00 r
Resetn (in)                             0.00      3.00 r
G2_Datapath/U4/X (SAEDHVT14_BUF_U_0P5)  0.05      3.05 r
G2_Datapath/g2/U11/X (SAEDHVT14_OA221_U_0P5) 0.05      3.10 r
G2_Datapath/g2/Z_reg_0_/D (SAEDHVT14_FDP_V2LP_0P5) 0.01      3.10 r
data arrival time                        3.10

clock clock (rise edge)                  10.00     10.00
clock network delay (ideal)              2.00     12.00
clock reconvergence pessimism            0.00     12.00
clock uncertainty                        -0.15     11.85
G2_Datapath/g2/Z_reg_0_/CK (SAEDHVT14_FDP_V2LP_0P5) -0.00     11.85 r
library setup time                      11.85
data required time                       11.85
data arrival time                       -3.10
slack (MET)                             8.75

```

Figure 3.1: Report timing log showing output.

2. report timing -delay type min

```

pt_shell> report_timing -delay_type min
*****
Report : timing
-path_type full
-delay_type min
-max_paths 1
-sort_by slack
Design : simple_processor_Top
Version : 0-2018.06-SP4
Date : Wed May 18 22:28:32 2022
*****

Startpoint: G2_Datapath/Reg4/dout_reg_0
(rising edge-triggered flip-flop clocked by clock)
Endpoint: G2_Datapath/Reg4/dout_reg_0
(rising edge-triggered flip-flop clocked by clock)
Path Group: CLOCK
Path Type: min

Point                                     Incr      Path
-----
clock clock (rise edge)                  0.00      0.00
clock network delay (ideal)              2.00      2.00
G2_Datapath/Reg4/dout_reg_0/_CK (SAEDHVT14_FDP_V2LP_0P5) 0.00      2.00 r
G2_Datapath/Reg4/dout_reg_0/_Q (SAEDHVT14_FDP_V2LP_0P5) 0.05      2.05 f
G2_Datapath/Reg4/U9/X (SAEDHVT14_A032_U_0P5) 0.02      2.07 f
G2_Datapath/Reg4/dout_reg_0/_D (SAEDHVT14_FDP_V2LP_0P5) 0.01      2.07 f

Path Group: CLOCK
Path Type: min

Point                                     Incr      Path
-----
clock clock (rise edge)                  0.00      0.00
clock network delay (ideal)              2.00      2.00
G2_Datapath/Reg4/dout_reg_0/_CK (SAEDHVT14_FDP_V2LP_0P5) 0.00      2.00 r
G2_Datapath/Reg4/dout_reg_0/_Q (SAEDHVT14_FDP_V2LP_0P5) 0.05      2.05 f
G2_Datapath/Reg4/U9/X (SAEDHVT14_A032_U_0P5) 0.02      2.07 f
G2_Datapath/Reg4/dout_reg_0/_D (SAEDHVT14_FDP_V2LP_0P5) 0.01      2.07 f
data arrival time                        2.07      2.07

clock clock (rise edge)                  0.00      0.00
clock network delay (ideal)              2.00      2.00
clock reconvergence pessimism            0.00      2.00
clock uncertainty                        0.15      2.15
G2_Datapath/Reg4/dout_reg_0/_CK (SAEDHVT14_FDP_V2LP_0P5) 0.02      2.15 r
library hold time                       0.02      2.17
data required time                       2.17
data required time                       2.17
data arrival time                       -2.07
slack (VIOLATED)                        -0.10

```

Figure 3.2: Report timing -delay type log showing output.

3. report_analysis_coverage




Figure 3.3: report_analysis_coverage type log showing output.

Prime Time GUI Screenshots




Figure 3.4: The number of paths violating Hold.




Figure 3.5: The detailed analysis of worst path showing the timing values.




Figure 3.6: The hold violation in waveform window

The Commands used for Untested path and reasons why it is not untested?

Commands:

1. report_analysis_coverage -status_details untested -check_type setup
2. report_analysis_coverage -status_details untested -check_type hold
3. report_analysis_coverage -status_details untested -check_type out_setup
4. report_analysis_coverage -status_details untested -check_type out_hold
5. report_analysis_coverage -status_details untested -check_type min_pulse_width

```

pt_shell> report_analysis_coverage -status_details untested -check_type setup
*****
Report : analysis_coverage
        -status_details {untested}
        -sort_by slack
        -check_type {setup}
Design : simple_processor_Top
Version: 0-2018.06-SP4
Date   : Thu May 19 12:03:57 2022
*****

Type of Check      Total      Met      Violated      Untested
-----
setup              138      97 ( 70%)    0 (  0%)    41 ( 30%)
-----
All Checks         138      97 ( 70%)    0 (  0%)    41 ( 30%)
-----

Constrained Pin    Related Pin    Clock    Check Type    Slack    Reason
-----
G1_Controller/IR_reg_6 /D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/IR_reg_1 /D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/IR_reg_4 /D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/IR_reg_7 /D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/IR_reg_2 /D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/IR_reg_5 /D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/IR_reg_0 /D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/IR_reg_8 /D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/IR_reg_3 /D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/Add_sub_reg/D    G(fall)          setup    untested    no_endpoint_clock

G1_Controller/LdG_reg/D      G(fall)          setup    untested    no_endpoint_clock
G1_Controller/LdA_reg/D      G(fall)          setup    untested    no_endpoint_clock
G1_Controller/Gout_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/Done_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/LdR7_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/LdR6_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/LdR0_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/LdR1_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/LdR2_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/LdR3_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/LdR4_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/LdR5_reg/D     G(fall)          setup    untested    no_endpoint_clock
G1_Controller/DINout_reg/D   G(fall)          setup    untested    no_endpoint_clock
G1_Controller/R2out_reg/D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/R6out_reg/D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/R0out_reg/D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/R4out_reg/D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/R7out_reg/D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/R5out_reg/D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/R3out_reg/D    G(fall)          setup    untested    no_endpoint_clock
G1_Controller/R1out_reg/D    G(fall)          setup    untested    no_endpoint_clock
G2_Datapath/m1/Bus_reg_2 /D  G(fall)          setup    untested    no_endpoint_clock
G2_Datapath/m1/Bus_reg_5 /D  G(fall)          setup    untested    no_endpoint_clock
G2_Datapath/m1/Bus_reg_0 /D  G(fall)          setup    untested    no_endpoint_clock
G2_Datapath/m1/Bus_reg_8 /D  G(fall)          setup    untested    no_endpoint_clock
G2_Datapath/m1/Bus_reg_3 /D  G(fall)          setup    untested    no_endpoint_clock
G2_Datapath/m1/Bus_reg_6 /D  G(fall)          setup    untested    no_endpoint_clock
G2_Datapath/m1/Bus_reg_1 /D  G(fall)          setup    untested    no_endpoint_clock
G2_Datapath/m1/Bus_reg_4 /D  G(fall)          setup    untested    no_endpoint_clock
G2_Datapath/m1/Bus_reg_7 /D  G(fall)          setup    untested    no_endpoint_clock
1
  
```

Figure 3.7: The report analysis coverage details for untested path for setup.

```

pt_shell> report_analysis_coverage -status_details untested -check_type hold
*****
Report : analysis_coverage
        -status_details {untested}
        -sort by slack
        -check_type {hold}
Design : simple_processor_Top
Version: 0-2018.06-SP4
Date   : Thu May 19 12:04:10 2022
*****

Type of Check      Total      Met      Violated      Untested
-----
hold               138      0 ( 0%)    97 ( 70%)    41 ( 30%)
-----
All Checks         138      0 ( 0%)    97 ( 70%)    41 ( 30%)
-----

Constrained      Related      Check
Pin              Pin        Clock   Type      Slack  Reason
-----
G1 Controller/IR_reg_6 /D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/IR_reg_1 /D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/IR_reg_4 /D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/IR_reg_7 /D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/IR_reg_2 /D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/IR_reg_5 /D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/IR_reg_8 /D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/IR_reg_3 /D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/Add_sub_reg/D G(fall)      hold    untested  no_endpoint_clock

G1 Controller/LdG_reg/D    G(fall)      hold    untested  no_endpoint_clock
G1 Controller/LdA_reg/D    G(fall)      hold    untested  no_endpoint_clock
G1 Controller/Gout_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/Done_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/LdR7_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/LdR6_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/LdR0_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/LdR1_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/LdR2_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/LdR3_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/LdR4_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/LdR5_reg/D   G(fall)      hold    untested  no_endpoint_clock
G1 Controller/DINout_reg/D G(fall)      hold    untested  no_endpoint_clock
G1 Controller/R2out_reg/D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/R6out_reg/D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/R0out_reg/D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/R4out_reg/D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/R7out_reg/D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/R5out_reg/D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/R3out_reg/D  G(fall)      hold    untested  no_endpoint_clock
G1 Controller/R1out_reg/D  G(fall)      hold    untested  no_endpoint_clock
G2 Datapath/m1/Bus_reg_2 /D G(fall)      hold    untested  no_endpoint_clock
G2 Datapath/m1/Bus_reg_5 /D G(fall)      hold    untested  no_endpoint_clock
G2 Datapath/m1/Bus_reg_0 /D G(fall)      hold    untested  no_endpoint_clock
G2 Datapath/m1/Bus_reg_8 /D G(fall)      hold    untested  no_endpoint_clock
G2 Datapath/m1/Bus_reg_3 /D G(fall)      hold    untested  no_endpoint_clock
G2 Datapath/m1/Bus_reg_6 /D G(fall)      hold    untested  no_endpoint_clock
G2 Datapath/m1/Bus_reg_1 /D G(fall)      hold    untested  no_endpoint_clock
G2 Datapath/m1/Bus_reg_4 /D G(fall)      hold    untested  no_endpoint_clock
G2 Datapath/m1/Bus_reg_7 /D G(fall)      hold    untested  no_endpoint_clock
1

```

Figure 3.8: The report analysis coverage details for untested path for hold.


```

pt_shell> report analysis coverage -status_details untested -check_type out_hold
*****
Report : analysis_coverage
        -status_details {untested}
        -sort by slack
        -check_type {out_hold}
Design : simple_processor_Top
Version: 0-2018.06-SP4
Date   : Thu May 19 12:04:54 2022
*****

Type of Check      Total      Met      Violated      Untested
-----
out_hold           10        0 ( 0%)      0 ( 0%)      10 (100%)
All Checks         10        0 ( 0%)      0 ( 0%)      10 (100%)

Constrained Pin    Related Pin  Clock  Check Type  Slack  Reason
-----
Done               clock      out_hold  untested    no_startpoint_clock
Bus[8]             clock      out_hold  untested    no_startpoint_clock
Bus[7]             clock      out_hold  untested    no_startpoint_clock
Bus[6]             clock      out_hold  untested    no_startpoint_clock
Bus[5]             clock      out_hold  untested    no_startpoint_clock
Bus[4]             clock      out_hold  untested    no_startpoint_clock
Bus[3]             clock      out_hold  untested    no_startpoint_clock
Bus[2]             clock      out_hold  untested    no_startpoint_clock
Bus[1]             clock      out_hold  untested    no_startpoint_clock
Bus[0]             clock      out_hold  untested    no_startpoint_clock

```

Figure 3.9: The report analysis coverage details for untested path for out_hold.

```

pt_shell> report analysis coverage -status_details untested -check_type out_setup
*****
Report : analysis_coverage
        -status_details {untested}
        -sort by slack
        -check_type {out_setup}
Design : simple_processor_Top
Version: 0-2018.06-SP4
Date   : Thu May 19 12:04:50 2022
*****

Type of Check      Total      Met      Violated      Untested
-----
out_setup          10        0 ( 0%)      0 ( 0%)      10 (100%)
All Checks         10        0 ( 0%)      0 ( 0%)      10 (100%)

Constrained Pin    Related Pin  Clock  Check Type  Slack  Reason
-----
Done               clock      out_setup  untested    no_startpoint_clock
Bus[8]             clock      out_setup  untested    no_startpoint_clock
Bus[7]             clock      out_setup  untested    no_startpoint_clock
Bus[6]             clock      out_setup  untested    no_startpoint_clock
Bus[5]             clock      out_setup  untested    no_startpoint_clock
Bus[4]             clock      out_setup  untested    no_startpoint_clock
Bus[3]             clock      out_setup  untested    no_startpoint_clock
Bus[2]             clock      out_setup  untested    no_startpoint_clock
Bus[1]             clock      out_setup  untested    no_startpoint_clock
Bus[0]             clock      out_setup  untested    no_startpoint_clock

```

Figure 3.10: The report analysis coverage details for untested path for out_setup.


```

G2_Datapath/m1/Bus_reg_4 /D G(fall) hold untested no_endpoint_clock
G2_Datapath/m1/Bus_reg_7 /D G(fall) hold untested no_endpoint_clock
1
pt_shell> report analysis coverage -status_details untested -check_type min_pulse_width
*****
Report : analysis coverage
        -status_details {untested}
        -sort_by slack
        -check_type {min_pulse_width}
Design : simple_processor_Top
Version : 0-2018.06-SP4
Date : Thu May 19 12:04:31 2022
*****


Type of Check      Total      Met      Violated      Untested
-----
min_pulse_width    705      582 ( 83%)    0 ( 0%)    123 ( 17%)
All Checks         705      582 ( 83%)    0 ( 0%)    123 ( 17%)

Constrained      Related      Check      Slack      Reason
Pin              Pin      Clock      Type      Condition
-----
G1_Controller/IR_reg_6 /G(high) min_pulse_width untested no_clock
G1_Controller/IR_reg_6 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
G1_Controller/IR_reg_6 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock

G1_Controller/IR_reg_1 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/IR_reg_4 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/IR_reg_4 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock
G1_Controller/IR_reg_7 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/IR_reg_7 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock
G1_Controller/IR_reg_2 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/IR_reg_2 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock
G1_Controller/IR_reg_5 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/IR_reg_5 /G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock
G1_Controller/LdR4_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/LdR5_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/LdR5_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock
G1_Controller/DINout_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/DINout_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock
G1_Controller/R2out_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/R2out_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock
G1_Controller/R6out_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/R6out_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock
G1_Controller/R6out_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_D==1'b1)
                                untested no_clock
G1_Controller/R6out_reg/G(high) min_pulse_width untested no_clock
                                sdf_cond(ENABLE_NOT_D==1'b1)
                                untested no_clock

```

Figure 3.10: The report analysis coverage details for untested path for min_pulse_width.



```

sdf_cond(ENABLE_D==1'b1)
untested no_clock
G2_Datapath/m1/Bus_reg_6_/G(high) min_pulse_width
sdf_cond(ENABLE_NOT_D==1'b1)
untested no_clock
G2_Datapath/m1/Bus_reg_1_/G(high) min_pulse_width
G2_Datapath/m1/Bus_reg_1_/G(high) min_pulse_width
sdf_cond(ENABLE_D==1'b1)
untested no_clock
G2_Datapath/m1/Bus_reg_1_/G(high) min_pulse_width
sdf_cond(ENABLE_NOT_D==1'b1)
untested no_clock
G2_Datapath/m1/Bus_reg_4_/G(high) min_pulse_width
G2_Datapath/m1/Bus_reg_4_/G(high) min_pulse_width
sdf_cond(ENABLE_D==1'b1)
untested no_clock
G2_Datapath/m1/Bus_reg_4_/G(high) min_pulse_width
sdf_cond(ENABLE_NOT_D==1'b1)
untested no_clock
G2_Datapath/m1/Bus_reg_7_/G(high) min_pulse_width
G2_Datapath/m1/Bus_reg_7_/G(high) min_pulse_width
sdf_cond(ENABLE_D==1'b1)
untested no_clock
G2_Datapath/m1/Bus_reg_7_/G(high) min_pulse_width
sdf_cond(ENABLE_NOT_D==1'b1)
untested no_clock
1
pt shell> report analysis coverage -status_details untested -check_type out_setup
*****
Report : analysis_coverage
-status_details {untested}

```

Figure 3.11: The report analysis coverage details for untested path for min_pulse_width.

Inference:

1. The Simple Processor 9 bit was designed using Verilog code. The simulation was done using Synopsys VCS tool.
2. The Pre-Layout STA was done using pt shell by running the pt tickle script. We do report analysis and find how many paths are violating the time. Mainly, the hold time is violating in 97 paths in our design. We get histogram plot for number of path violating, waveform display for violating the paths.