**Top Module**

Done

BUS (9bit)

DIN (9bit)

Run

Resetn

Clock

DUT

Testbench Simple Processor