Switches, Transistors, and Logic Gates

CS 350: Computer Organization & Assembler Language Programming

Due Tue Nov 22

A. Why?

- Transistors (electronic switches) operate on binary data represented by voltages.
- Logic gates are the lowest level of hardware that deal with logical values.

B. Outcomes


Short

After this lab, you should be able to


- Be able to read and write simple voltage/current diagrams, transistor-level diagrams, and logic gates-level diagrams.
- Convert between truth tables, logical formulas, and loop-free logic circuits.

C. Problems [50 points total]


[16 pts] Study the voltage diagram shown here. Give a table that maps shows (for each configuration of inputs X, Y, and Z): Is power is connected to output W? Is W is connected to ground? What's the status of the circuit? (W = 0 or 1 or we have a short or open circuit?) See the table at the top of page 7 of Lecture 15 for an example.



- [6 pts] Modify the voltage diagram for Problem 1 to get a proper CMOS circuit that calculates $W = \overline{X} \ \overline{Y} + \overline{Z}$. Don't modify the p-type transistors. Instead, add / remove / rewrite n-type transistors for X, Y, and Z as necessary.
- 3. [13 pts] Draw a transistor-level circuit for $Z = \overline{A}(\overline{B} + \overline{C})\overline{D}$. Be sure to (a) use ptype transistors to connect output Z to power iff $\overline{A}(\overline{B} + \overline{C})\overline{D}$ is true and (b) use ntype transistors to connect Z to ground iff $\overline{A}(\overline{B} + \overline{C})\overline{D}$ is false.



4. [15 = 3*5 pts] Consider the circuit below with inputs X, Y, Z and output V.



- (a) Translate the logic circuit to get a boolean expression definition for V. Give the expression as is (don't manipulate it and give something logically equivalent). Notation: You can use ⊗ and ⊕ for NAND and NOR (or write them as the NOT of an AND or OR; your choice). You can also use juxtapositioning, ∧, or * for AND and ∨ or + for OR (your choice).
- (b) Give a truth table for V (either style of table is okay).
- (c) Give the full DNF definition for V. Use it to draw a PLA-based logic circuit for V. (Feel free to drop unused AND gates, but keep 3 inputs per AND gate.)


 $7((x \wedge \overline{y}) \vee \overline{z}) \wedge 7(7(\overline{z} \overline{y} Y) \overline{\lambda} x)$ $7((x \wedge \overline{y}) \vee \overline{z}) \wedge 7((\overline{z} \vee Y) \overline{\lambda} x)$ $7((x \wedge \overline{y}) \vee \overline{z}) \wedge 7((\overline{z} \vee Y) \overline{\lambda} x)$ $7((x \wedge \overline{y}) \vee \overline{z}) \wedge ((x \wedge \overline{x} \vee \overline{z}) \overline{\lambda} x)$ $7((x \wedge \overline{y}) \vee \overline{z}) \wedge ((\overline{z} \vee \overline{y}) \overline{\lambda} x)$ $7((x \wedge \overline{y}) \vee \overline{z}) \wedge ((\overline{z} \vee \overline{y}) \overline{\lambda} x)$

CS 350: Comp Org & Asm Lang Pgmg


© James Sasaki, 2016

C) (XN VNZ)V(YNZ)V(ZNX)

4. [15 = 3*5 pts] Consider the circuit below with inputs X, Y, Z and output V.



- (a) Translate the logic circuit to get a boolean expression definition for V. Give the expression as is (don't manipulate it and give something logically equivalent). Notation: You can use ⊗ and ⊕ for NAND and NOR (or write them as the NOT of an AND or OR; your choice). You can also use juxtapositioning, ∧, or * for AND and ∨ or + for OR (your choice).
- (b) Give a truth table for V (either style of table is okay).
- (c) Give the full DNF definition for V. Use it to draw a PLA-based logic circuit for V. (Feel free to drop unused AND gates, but keep 3 inputs per AND gate.)




CS 350: Comp Org & Asm Lang Pgmg

-2-


© James Sasaki, 2016

C) (XN VNZ)V(YNZ)V(ZNZ)

4. [15 = 3*5 pts] Consider the circuit below with inputs X, Y, Z and output V.



- (a) Translate the logic circuit to get a boolean expression definition for V. Give the expression as is (don't manipulate it and give something logically equivalent). Notation: You can use ⊗ and ⊕ for NAND and NOR (or write them as the NOT of an AND or OR; your choice). You can also use juxtapositioning, ∧, or * for AND and ∨ or + for OR (your choice).
- (b) Give a truth table for V (either style of table is okay).
- (c) Give the full DNF definition for V. Use it to draw a PLA-based logic circuit for V. (Feel free to drop unused AND gates, but keep 3 inputs per AND gate.)



CS 350: Comp Org & Asm Lang Pgmg

© James Sasaki, 2016