

Arch Lab 2


Pipelined CPU supporting exception & interrupt

Tasks

Master the design methods of pipelined CPU supporting exception & interrupt.


Overview

- RISC-V Privilege Levels
- Control Status Registers (CSR)
- CSR Instructions
- Machine-Mode Privileged Instructions
- Trap Handling Process
- Pipelined CPU Supporting Exception & Interrupt
- Codes: Exception Unit



- Machine(M)
- Hypervisor(H)
- Supervisor(S)
- User(U)


- Trap: the transfer of control to a trap handler caused by either an exception or an interrupt
 - Exception: an unusual condition occurring at run time associated with an instruction in the current RISC-V hart
 - Interrupt: an external asynchronous event that may cause a RISC-V hart to experience an unexpected transfer of control



https://github.com/plctlab/riscv-operating-system-mooc/blob/main/slides/ch02-riscv-isa-introduction.pdf

Control Status Registers


CSR (Control Status Register)



CSR (Control Status Register)

Number	Abbr	Name	Description
0x300	mstatus	Machine Status Register	处理器状态,mstatus的MIE域和MPIE域用于反映全局中断使能
0x304	mie	Machine Interrupt Enable Registers	用于控制不同类型中断的局部中断使能
0x305	mtvec	Machine Trap-Vector Base-Address Register	定义进入异常的程序PC地址
0x341	терс	Machine Exception Program Counter	用于保存异常的返回地址
0x342	mcause	Machine Cause Register	反映进入异常的原因
0x343	mtval	Machine Trap Value Register	反映进入异常的信息
0x344	mip	Machine Interrupt Pending Registers	反映不同类型中断的等待状态

CSR: mstatus (Machine Status)




mstatus.xIE: Interrupt Enable in x mode

mstatus.xPIE: Previous Interrupt Enable in x mode

mstatus.xPP: Previous Priviledge mode up to x mode

CSR: mstatus (Machine Status)



mstatus.xIE: Interrupt Enable in x mode

mstatus.xPIE: Previous Interrupt Enable in x mode

mstatus.xPP: Previous Priviledge mode up to x mode

enter trap: mstatus.MPP = priv; mstatus.MPIE = mstatus.MIE; mstatus.MIE = 0;

* exit trap: mstatus.MIE = mstatus.MPIE; mstatus.MPIE = 1; priv = mstatus.MPP

CSR: mtvec (Machine Trap-Vector Base-Address)

MXLEN-1		2 1	0
	BASE[MXLEN-1:2] (WARL)	MODE (WA	ARL)
	MXLEN-2	2	

Mode = Direct:

PC ← BASE

Mode = Vectored:

(Exception) $PC \leftarrow BASE$

(Interrupt) $PC \leftarrow BASE + 4 * Cause$

CSE	R: mcause (Machine Cause)	1
Con	(Machine Cause)	1
		1
		1
MXLEN-1	MXLEN-2 0	1
Interrupt	Exception Code (WLRL)	1
1	MXLEN-1	1
1	WALEN-I	1
		1
		0
		0
		0
		0
		0
		0
		0
		0
		Ö
		0
		0
		$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$
		0
		0
		0
		0
	l l	0

0 Reserved Supervisor software interrupt ReservedMachine software interrupt ReservedSupervisor timer interrupt ReservedMachine timer interrupt ReservedSupervisor external interrupt ReservedMachine external interrupt Reserved12 - 15 \geq 16 | Designated for platform use Instruction address misaligned Instruction access fault 2 | Illegal instruction Breakpoint 4 Load address misaligned 5 Load access fault 6 Store/AMO address misaligned Store/AMO access fault Environment call from U-mode Environment call from S-mode 10 Reserved Environment call from M-mode Instruction page fault Load page fault 14ReservedStore/AMO page fault 16-23Reserved24 - 31Designated for custom use 32 – 47ReservedDesignated for custom use 48 – 630 > 64Reserved

Interrupt | Exception Code | Description

CSR: mepc (Machine Exception Program Counter)

Exception: mepc \leftarrow Current PC

Interrupt: $mepc \leftarrow Next PC$

Ret: $PC \leftarrow mepc$

Why Current PC? Why Next PC

ecall ? → software set to Next PC

CSR: mepc (Machine Exception Program Counter)

Exception: mepc \leftarrow Current PC

Interrupt: $mepc \leftarrow Next PC$

Ret:

Why Current PC? Why Next PC

Instruction 0 Instruction 0 Instruction 0 Instruction 0 Instruction 1 Instruction 1 Instruction 1 Instruction 1 PC ← me → Instruction 2 Instruction 2 Instruction 2 Instruction 2 Instruction 3 Instruction 3 Instruction 3 Instruction 3 Instruction M Instruction N Instruction N Instruction M **Exception** Interrupt

ecall ? → software set to Next PC

CSR Instructions

CSR Instructions

csrrw rd, csr, rs1	$t \leftarrow CSRs[csr], CSRs[csr] \leftarrow x[rs1], x[rd] \leftarrow t$	读取一个 CSRs[csr] 的值到rd,然后 把rs1写入该 CSR
csrrs rd, csr, rs1	$t \leftarrow CSRs[csr], CSRs[csr] \leftarrow t x[rs1], x[rd] \leftarrow t$	读取一个 CSR 的值到rd,然后把该 CSR 中rs1指定的 bit 置 1
csrrc rd, csr, rs1	$t \leftarrow CSRs[csr], CSRs[csr] \leftarrow t\&^x[rs1], x[rd] \leftarrow t$	读取一个 CSR 的值到rd, 然后把该

csrrc rd, csr, rs1	$t \leftarrow CSRS[CST], CSRS[CST] \leftarrow t\&^{-x}[rS1], x[rd] \leftarrow t$	读取一个CSR 的值到rd,然后把该 CSR 中rs1指定的 bit 置 0
csrrwi rd, csr, zimm[4:0]	$x[rd] \leftarrow CSRs[csr], CSRs[csr] \leftarrow zimm$	
csrrsi rd, csr, zimm[4:0]	$x[rd] \leftarrow CSRs[csr], CSRs[csr] \leftarrow t zimm$	
csrrci rd, csr, zimm[4:0]	$x[rd] \leftarrow CSRs[csr], CSRs[csr] \leftarrow t\&^zimm$	

CSR Instructions

3	31 20	19 1	5 14 12	11	7 6	0
	csr	rs1	funct3	rd	opcode	
	12	5	3	5	7	

RV32/RV64 Zicsr Standard Extension

csr	rs1	001	$_{\mathrm{rd}}$	1110011	CSRRW
csr	rs1	010	rd	1110011	CSRRS
csr	rs1	011	rd	1110011	CSRRC
csr	uimm	101	rd	1110011	CSRRWI
csr	uimm	110	rd	1110011	CSRRSI
csr	uimm	111	rd	1110011	CSRRCI

Machine-Mode Privileged Instructions

Machine-Mode Privileged Instructions - ECALL

	31	20 19	15 14	12 11		7 6	0
	funct12	rs1	func	t3	rd	opce	ode
Ī	12	5	3		5	7	
	\mathbf{ECALL}	0	PRI	V	0	SYST	$^{\circ}\mathrm{EM}$
	00000000000	00000	000	000	00	1110011	ECALL

Machine-Mode Privileged Instructions - MRET

31	20 19 1	5 14 12	11 7	6 0
funct12	rs1	funct3	rd	opcode
12	5	3	5	7
MRET/SRET	0	PRIV	0	SYSTEM

Trap-Return Instructions

0001000	00010	00000	000	00000	1110011	SRET
0011000	00010	00000	000	00000	1110011	MRET



Trap Handling Process

Trap Handling Process – Enter Trap

- Stop the execution of the current program
- Start from the PC address defined by the CSR mtvec.
- Update the CSR registers: mcause, mepc, and mstatus
 - mstatus (mstatus[7]=mstatus[3], mstatus[3]= 0)
 - o mepc (interrupt: Next PC, exception: Cur PC)
 - o mcause (interrupt? ecall ? illegal inst? load fault? store fault?)

Trap Handling Process – Trap Handler

NO.	Instruction	Addr.	Label	ASM	Comment
30	34102cf3	78	trap:	csrr x25, 0×341	# mepc
31	34202df3	7C		csrr x27, 0×342	# mcause
32	30002e73	80		csrr x28, 0×300	# mstatus
33	30402ef3	84		csrr x29, 0×304	# mie
34	34402f73	88		csrr x30, 0×344	# mip
35	004c8113	8C		addi x2, x25, 4	
36	34111073	90		csrw 0×341, x2	
37	30200073	94		mret	# 30200073 mret

Trap Handling Process – Exit Trap

- Stop the execution of the current program
- Start from the PC address defined by the CSR mepc.
- Update the CSR mstatus.
 - o mstatus (mstatus[3] = mstatus[7], mstatus[7] = 1)

Pipelined CPU Supporting

Exception & Interrupt

Precise Exceptions:

- All instructions before the faulting instruction complete.
- Instructions following the faulting instruction, including the faulting instruction, do not change the state of the machine.


IF: Memory Fault (Illegal Memory Address)

ID: Illegal Instruction

EX: Arithmetic Exception

MEM: Memory Fault (Illegal Memory Address)

WB




IF: Memory Fault (Illegal Memory Address)

ID: Illegal Instruction

EX: Arithmetic Exception

MEM: Memory Fault (Illegal Memory Address)

WB



Codes: Exception Unit

Exception Unit

```
// MEM
module ExceptionUnit(
    input clk, rst,
    input csr_rw_in,
    input[1:0] csr wsc mode in,
    input csr_w_imm_mux,
    input[11:0] csr_rw_addr_in,
    input[31:0] csr w data reg,
    input[4:0] csr_w_data_imm,
    output[31:0] csr r data out
```

```
input interrupt,
input illegal inst,
input l_access_fault,
input s_access_fault,
input ecall_m,
```

CSRRegs

r wsc));


```
input mret,
                   input[31:0] epc_cur,
                   input[31:0] epc next,
                   output[31:0] PC_redirect,
                    output redirect_mux,
                   output reg FD flush, reg DE flush,
               reg_EM_flush, reg_MW_flush,
                    output RegWrite_cancel,
               );
csr(.clk(clk),.rst(rst),.csr_w(csr_w),.raddr(csr_raddr),.waddr(csr_waddr),
.wdata(csr wdata),.rdata(csr r data out),.mstatus(mstatus),.csr wsc mode(cs
```

Exception Unit


```
ExceptionUnit exp unit(.clk(debug clk),.rst(rst),.csr rw in(csr rw MEM),.csr wsc mode in(inst MEM[13:12]),
    .csr_w_imm_mux(csr_w_imm_mux_MEM),.csr_rw_addr_in(inst_MEM[31:20]),
    .csr_w_data_reg(rs1_data_MEM),.csr_w_data_imm(rs1_MEM),
                                                                                           csr operations
    .csr r data out(CSRout MEM),
    .interrupt(interrupter),
    .illegal inst(~isFlushed WB & exp vector WB[3]),
    .ecall_m(~isFlushed_WB & exp_vector_WB[2]),
    .l access fault(~isFlushed WB & exp vector WB[1]),
                                                                                    exception & interrupt
    .s_access_fault(~isFlushed_WB & exp_vector_WB[0]),
    .mret(mret MEM),
    .epc cur(PC WB),
    .epc next(~isFlushed MEM ? PC MEM : ~isFlushed EXE ? PC EXE :
   ~isFlushed ID ? PC ID : PC IF),
    .PC_redirect(PC_redirect_exp),.redirect_mux(redirect_mux_exp),
    .reg FD flush(reg FD flush exp),.reg DE flush(reg DE flush exp),
    .reg_EM_flush(reg_EM_flush_exp),.reg_MW_flush(reg_MW_flush_exp),
    .RegWrite cancel(RegWrite cancel exp));
```

CSR Regs

```
input clk, rst,
    input[11:0] raddr, waddr,
    input[31:0] wdata,
    input csr_w,
    input[1:0] csr_wsc_mode,
    output[31:0] rdata,
    output[31:0] mstatus
);
```




- 1. STATE IDLE → (exception or interruption) STATE MEPC
 - write mstatus
 - flush all the pipeline registers
 - if exception (not interrupt), cancal regwrite
 - record epc and cause
- 2. STATE_MEPC \rightarrow STATE_MCAUSE
 - write epc to mepc
 - read mtvec
- flush pipeline register (FD)
- set redirect pc mux (next cycle pc → mtvec)
- 3. STATE_MCAUSE \rightarrow STATE_IDLE
 - write cause to mcause



- 4. STATE_IDLE \rightarrow (mret) STATE_IDLE
 - write mstatus
 - read mepc
 - set redirect pc mux (next cycle pc → mepc)
 - flush pipeline registers (EM, DE, FD)
- 5. STATE_IDLE → (csr insts) STATE_IDLE
 - csr operations
- 6. STATE_IDLE → (other) STATE_IDLE





```
always @(*) begin // This is a
                        combinational always block
                                // State transition logic
module top_module(
                                case(state)
    input clk,
                                    A: begin
    input reset,
                                        if(in) next_state = A;
    input in,
                                        else next state = B;
    output out);
                                    end
                                    B: begin
    parameter A=0, B=1;
                                        if(in) next_state = B;
    reg state, next state;
                                        else next state = A;
                                    end
                                    default:
                                        next state = B;
                                endcase
                            end
```

```
always @(posedge clk) begin
// This is a sequential always block
// State flip-flops
        if(reset) state <= B;</pre>
        else state <= next_state;</pre>
    end
    // Output logic
    // assign out = (state == ...);
    assign out = ((state == A) & 0)
                 ((state == B) & 1);
endmodule
```

```
localparam STATE_IDLE = 2'b00;
localparam STATE_MEPC = 2'b01;
localparam STATE_MCAUSE = 2'b10;
reg[1:0] cur_state, next_state;
```

```
always @(posedge clk) begin
    cur_state <= next_state;
end</pre>
```

```
CSRRegs
```

```
csr(.clk(clk),.rst(rst),.csr_w(csr_w),.raddr(csr_raddr),.waddr(csr_waddr), .wdata(csr_wdata),.rdata(csr_r_data_out),.mstatus(mstatus),.csr_wsc_mode(csr_wsc));
```

```
always 0* begin
    case(cur state)
        STATE IDLE:begin
                                                           STATE MEPC: begin
            if(trap_in) begin
                csr ... -
                                                                   csr ...
                next_state = ...
                                                                   next_state = ...
            end
            else if(mret) begin
                                                           end
                csr ...
                                                           STATE MCAUSE:begin
                next_state = ...
                                                                   csr ...
            end
            else if(csr rw in) begin
                                                                   next_state = ...
                csr ...
                                                           end
                next state = ...
                                                      endcase
            end
            else begin
                                                  end
                csr w = 0;
                next_state = STATE_IDLE;
            end
        end
```

```
assign PC_redirect = csr_r_data_out;
assign redirect_mux = ...

assign reg_MW_flush = ...
assign reg_EM_flush = ...
assign reg_DE_flush = ...
assign reg_FD_flush = ...
assign RegWrite cancel = ...
```

	NO.	Instruction	Addr.	Label	ASM	Comment
\mathbf{R}	0	00000013	0	start:	addi x0, x0, 0	
	1	00402103	4		lw x2, 4(x0)	
0	2	00802203	8		lw x4, 8(x0)	
M	3	00c02283	С		lw x5, 12(x0)	
l v i	4	01002303	10		lw x6, 16(x0)	
	5	01402383	14		lw x7, 20(x0)	
	6	306850f3	18		csrrwi x1, 0x306, 16	
	7	306020f3	1C		csrr x1, 0x306	csrrs x1,
						0x306, x0
	8	306310f3	20		csrrw x1, 0x306, x6	
	9	306020f3	24		csrr x1, 0x306	
	10	00000013	28		addi x0, x0, 0	
	11	07800093	2C		addi x1, x0, 120	
test interrupt after setting	12	30509073	30		csrw 0x305, x1	set
mtvec						mtvec=0x78
	13	00000013	34		addi x0, x0, 0	
J	14	00000073	38		ecall	

R O M


NO.	Instruction	Addr.	Label	ASM	Comment
15	00000013	3C		addi x0, x0, 0	
16	00000012	40		addi x0, x0, 0	# change to illegal
17	00000013	44		addi x0, x0, 0	
18	07f02083	48		lw x1, 127(x0)	
19	08002083	4C		lw x1, 128(x0)	# l access fault
20	00000013	50		addi x0, x0, 0	
21	08102023	54		sw x1, 128(x0)	# s access fault
22	00000013	58		addi x0, x0, 0	
23	00000013	5C		addi x0, x0, 0	
24	00000013	60		addi x0, x0, 0	
25	00000013	64		addi x0, x0, 0	
26	00000013	68		addi x0, x0, 0	
27	00000013	6C		addi x0, x0, 0	
28	00000013	70		addi x0, x0, 0	
29	00000067	74		jr x0	


R O M

NO.	Instruction	Addr.	Label	ASM	Comment
30	34102cf3	78	trap:	csrr x25, 0x341	# mepc
31	34202df3	7C		csrr x27, 0x342	# mcause
32	30002e73	80		csrr x28, 0x300	# mstatus
33	30402ef3	84		csrr x29, 0x304	# mie
34	34402f73	88		csrr x30, 0x344	# mip
35	004c8113	8C		addi x2, x25, 4	
36	34111073	90		csrw 0x341, x2	# mepc = mepc + 4
37	30200073	94		mret	# 30200073 mret
38	00000013	98		addi x0, x0, 0	
39	00000013	9C		addi x0, x0, 0	
40	00000013	A0		addi x0, x0, 0	
41	00000013	A4		addi x0, x0, 0	


	NO.	Data	Addr.	NO.	Instruction	Addr.
-	0	000080BF	0	16	00000000	40
${f R}$	1	00000008	4	17	00000000	44
A	2	00000010	8	18	0000000	48
	3	00000014	С	19	0000000	4C
M	4	FFFF0000	10	20	A3000000	50
	5	0FFF0000	14	21	27000000	54
	6	FF000F0F	18	22	79000000	58
	7	F0F0F0F0	1C	23	15100000	5C
	8	00000000	20	24	0000000	60
	9	00000000	24	25	0000000	64
	10	00000000	28	26	0000000	68
	11	00000000	2C	27	00000000	6C
	12	00000000	30	28	0000000	70
	13	00000000	34	29	0000000	74
	14	00000000	38	30	00000000	78
	15	00000000	3C	31	00000000	7C


Simulation (1)






Simulation (3)





Simulation (5)




Simulation (6)




Simulation (7)



Simulation (8)



Simulation (9)



Code2Inst.v CSR instructions

SW[12] Interrupt

References

- https://danielmangum.com/posts/risc-v-bytes-privilege-levels/
- https://www.notion.so/MODEe78a2091e1fd4de199a63262508d15e5#0cb123be2cc3471d9990288c5ba1cd 6c
- https://doc.nucleisys.com/nuclei_spec/isa/exception.html
- https://github.com/plctlab/riscv-operating-system-mooc/blob/main/slides/ch02riscv-isa-introduction.pdf
- https://groups.google.com/g/comp.lang.verilog/c/2X9f9ds9XnE