

# Ch3-- ILP & its exploration

## Ch3-2

- **Dynamic scheduling**  
--Tomasulo Algorithm
- **Scoreboard + Register Renaming**

**3.4, 3.5**

# Scoreboard vs. Tomasulo

## □ 特点

- Multiple multiplier, etc. Funcs
- Issue in order, Complete OOO
- IF→ Issue, Ro
- 4 stages pipeline
- Scoreboard centralized control

## □ 缺点

- Stall when WAW, WAR

- Fewer Func, unpipelined
- Issue in order, Complete OOO
- FP op. queue, Reservation station, LD/ST buffer, CDB
- Reg. Rename→No WAW, WAR
- Reduce structural hazard
- RAW detection decentralized—reservation
- CDB→ forwarding path


# Dynamic Scheduling with Tomasulo's Algorithm

- ❑ For IBM 360/91 (before caches!)
- ❑ Goal: High Performance without special compilers
- ❑ Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations
  - This led Tomasulo to try to figure out how to get more effective registers — renaming in hardware!
- ❑ Why Study 1966 Computer?
- ❑ The descendants of this have flourished!
  - Alpha 21264, HP 8000, MIPS 10000, Pentium III, PowerPC 604, ...

# Tomasulo Algorithm

- ❑ Control & buffers distributed with Function Units (FU)
  - FU buffers called “reservation stations”; have pending operands
- ❑ Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming ;
  - avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't
- ❑ Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- ❑ Load and Stores treated as FUs with RSs as well
- ❑ Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue

# Tomasulo Organization



# Reservation Station Components

## Reservation station:

- ❑ Op: Operation to perform in the unit
- ❑ Vj, Vk: Value of Source operands
  - Store buffers has V field, result to be stored
- ❑ Qj, Qk: Reservation stations producing source registers (value to be written)
  - Note: Qj, Qk=0 => ready
  - Store buffers only have Qi for RS producing result
- ❑ A: hold info. for memory address calculation
- ❑ Busy: Indicates reservation station or FU is busy

**Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

# Three Stages of Tomasulo Algorithm

❑ **Issue**—get instruction from FP Op Queue

If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).

❑ **Execute**—operate on operands (EX)

When both operands ready then execute;  
if not ready, watch Common Data Bus for result

❑ **Write result**—finish execution (WB)

Write on Common Data Bus to all awaiting units;  
mark reservation station available

# Data path

- ❑ Normal data bus: data + destination (“go to” bus)
- ❑ Common data bus: data + source (“come from” bus)
  - 64 bits of data + 4 bits of Functional Unit source address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast
- ❑ Example speed:
  - 3 clocks for Fl .pt. +,-; 10 for \* ; 40 clks for /



Instruction state	Wait until	Action or bookkeeping
Issue FP Operation	Station r empty	if (RegisterStat[rs].Q1 ≠ 0) {RS[r].Qj ← RegisterStat[rs].Q1} else {RS[r].Vj ← Regs[rs]; RS[r].Qj ← 0}; if (RegisterStat[rt].Q1 ≠ 0) {RS[r].Qk ← RegisterStat[rt].Q1} else {RS[r].Vk ← Regs[rt]; RS[r].Qk ← 0}; RS[r].Busy ← yes; RegisterStat[rd].Q1 = r;
Load or Store	Buffer r empty	if (RegisterStat[rs].Q1 ≠ 0) {RS[r].Qj ← RegisterStat[rs].Q1} else {RS[r].Vj ← Regs[rs]; RS[r].Qj ← 0}; RS[r].A ← imm; RS[r].Busy ← yes;
Load only		RegisterStat[rt].Q1 = r;
Store only		if (RegisterStat[rt].Q1 ≠ 0) {RS[r].Qk ← RegisterStat[rs].Q1} else {RS[r].Vk ← Regs[rt]; RS[r].Qk ← 0};
Execute FP Operation	(RS[r].Qj=0) and (RS[r].Qk=0)	Compute result: operands are in Vj and Vk
Load/Store step 1	RS[r].Qj=0 & r is head of load/store queue	RS[r].A ← RS[r].Vj + RS[r].A;
Load step 2	RS[r].A < 0	Read from Mem[RS[r].A]
Write result FP Operation or Load	Execution complete at r & CDB available	$\forall x$ (if (RegisterStat[x].Q1 = r) {Regs[x] ← result; RegisterStat[x].Q1 ← 0}); $\forall x$ (if (RS[x].Qj = r) {RS[x].Vj ← result; RS[x].Qj ← 0}); $\forall x$ (if (RS[x].Qk = r) {RS[x].Vk ← result; RS[x].Qk ← 0}); RS[r].Busy ← no;
Store	Execution complete at r & RS[r].Qk=0	Mem[RS[r].A] ← RS[r].Vk; RS[r].Busy ← no;

# Tomasulo Example

## Instruction stream

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F6	34+	R2		
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

3 Load/Buffers

*Reservation Stations:*

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

FU count  
down

3 FP Adder R.S.  
2 FP Mult R.S.

*Register result status:*

Clock

0

Clock cycle  
counter

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
FU									

# Tomasulo Example Cycle 1

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Start</i>	<i>Exec Comp</i>	<i>Write Result</i>	Busy	Address
LD	F6	34+	R2	1			Load1	Yes 34+R2
LD	F2	45+	R3				Load2	No
MULTD	F0	F2	F4				Load3	No
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

*Reservation Stations:*

on Stations:

				$S1$	$S2$	$RS$	$RS$
$Time$	$Name$	$Busy$	$Op$	$Vj$	$Vk$	$Qj$	$Qk$
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1				Load1					

# Tomasulo Example Cycle 2

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Start</i>	<i>Exec Comp</i>	<i>Write Result</i>	Busy	Address
LD	F6	34+	R2	1	2		Load1	Yes 34+R2
LD	F2	45+	R3	2			Load2	Yes 45+R3
MULTD	F0	F2	F4				Load3	No
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

## Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
2	<i>FU</i>	Load2			Load1				

**Note: Can have multiple loads outstanding**

# Tomasulo Example Cycle 3

*Instruction status:*

				Exec	Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Start	Comp	Result	Busy	Address
LD	F6	34+	R2	1	2	3	Load1	Yes 34+R2
LD	F2	45+	R3	2	3		Load2	Yes 45+R3
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

*Reservation Stations:*

			<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i> <i>Qk</i>
Add1		No				
Add2		No				
Add3		No				
Mult1	Yes	MULTD		R(F4)	Load2	
Mult2	No					

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	FU	Mult1	Load2		Load1				

- Note: registers names are removed (“renamed”) in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?

# Tomasulo Example Cycle 4

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Load	Busy	Address
LD	F6	34+	R2	1	2	3	4	No	
LD	F2	45+	R3	2	3	4	Load2	Yes	45+R3
MULTD	F0	F2	F4	3			Load3	No	
SUBD	F8	F6	F2	4					
DIVD	F10	F0	F6						
ADDD	F6	F8	F2						

## Reservation Stations:

Time	Name	Busy	Op	S1 Vi	S2 Vk	RS Oi	RS Ok
Add1	Yes	SUBD	M(A1)				Load2
Add2	No						
Add3	No						
Mult1	Yes	MULTD			R(F4)	Load2	
Mult2	No						

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4									
FU	Mult1	Load2		M(A1)	Add1				

- Load2 completing; what is waiting for Load2?

# Tomasulo Example Cycle 5

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Load	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No
LD	F2	45+	R3	2	3	4	5	Load2	No
MULTD	F0	F2	F4	3				Load3	No
SUBD	F8	F6	F2	4					
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2						

## Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
3	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2		

- Timer starts down for Add1, Mult1

# Tomasulo Example Cycle 6

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6			
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

## Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
6				Add2	Add1	Mult2			

- Issue ADDD here despite name dependency on F6?



# Tomasulo Example Cycle 7

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6			
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

## Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	Mult1	M(A2)		Add2	Add1	Mult2			

# Tomasulo Example Cycle 8

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

## Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8									
FU	Mult1	M(A2)		Add2	Add1	Mult2			

- Add1 (SUBD) completing; what is waiting for it?

# Tomasulo Example Cycle 9

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>		Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No
LD	F2	45+	R3	2	3	4	5	Load2	No
MULTD	F0	F2	F4	3	6			Load3	No
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6					

## Reservation Stations:

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
3	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

# Tomasulo Example Cycle 10

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10			

## Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
5	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	Mult1	M(A2)		Add2	(M-M)	Mult2			

# Tomasulo Example Cycle 11

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>		Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No
LD	F2	45+	R3	2	3	4	5	Load2	No
MULTD	F0	F2	F4	3	6			Load3	No
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6	10				

## Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
4	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2			

# Tomasulo Example Cycle 12

*Instruction status:*

				Exec	Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Start	Comp	Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	12		

*Reservation Stations:*

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
0	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
3	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

*Register result status:*

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
12	FU	Mult1	M(A2)	ADD2	(M-M)	Mult2			

- Add2 (ADDD) completing; what is waiting for it?

# Tomasulo Example Cycle 13

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Start</i>	<i>Exec Comp</i>	<i>Write Result</i>		Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No
LD	F2	45+	R3	2	3	4	5	Load2	No
MULTD	F0	F2	F4	3	6			Load3	No
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6	10	12	13		

## Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
2	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
13	FU								
	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

- All simple operation are end here.

# Tomasulo Example Cycle 14

## Instruction status:

				Exec	Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Start	Comp	Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	12	13	

## Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD	M(A1)	Mult1		

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14	FU	Mult1	M(A2)	(M-M+N	(M-M)	Mult2			



# Tomasulo Example Cycle 15

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15		Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	12	13	

## Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2		

- Mult1 (MULTD) completing; what is waiting for it?

# Tomasulo Example Cycle 16

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	12	13	

## Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	M(A1)		

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16	FU	M*F4	M(A2)		(M-M+M)	(M-M)	Mult2		

- Just waiting for Mult2 (DIVD) to complete

# Tomasulo Example Cycle 17

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5	17			
ADDD	F6	F8	F2	6	10	12	13	

## Reservation Stations:

Time	Name	Busy	Op	S1 <i>V<sub>j</sub></i>	S2 <i>V<sub>k</sub></i>	RS <i>Q<sub>j</sub></i>	RS <i>Q<sub>k</sub></i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
39	Mult2	Yes	DIVD	M*F4	M(A1)		

## Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
17	M*F4	M(A2)		(M-M+M	(M-M)	Mult2			

# Tomasulo Example Cycle 55

## Instruction status:

				Exec	Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Start	Comp	Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5	17			
ADDD	F6	F8	F2	6	10	12	13	

## Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	1 Mult2	Yes	DIVD	M*F4	M(A1)		

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
55	FU	M*F4	M(A2)		(M-M+M	(M-M)	Mult2		

# Tomasulo Example Cycle 56

## Instruction status:

				Exec	Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Start	Comp	Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5	17	56		
ADDD	F6	F8	F2	6	10	12	13	

## Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Yes	DIVD	M*F4	M(A1)		

## Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
56	FU	M*F4	M(A2)		(M-M+M	(M-M)	Mult2			

- Mult2 (DIVD) is completing; what is waiting for it?

# Tomasulo Example Cycle 57

## Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5	17	56	57	
ADDD	F6	F8	F2	6	10	12	13	

## Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

## Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
57	<i>FU</i>	M*F4	M(A2)	(M-M+M	(M-M)	Result			

- Once again: In-order issue, out-of-order execution and out-of-order completion.

# Tomasulo's scheme offers 3 major advantages

- ❑ **The distribution of the hazard detection logic**
  - distributed reservation stations and the CDB
  - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
  - If a centralized register file were used, the units would have to read their results from the registers when register buses are available.
- ❑ **The elimination of stalls for WAW and WAR hazards**

# Tomasulo Drawbacks

## ❑ Complexity

- delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA:AQA 2/e, but not in silicon!

## ❑ Many associative stores (CDB) at high speed

## ❑ Performance limited by Common Data Bus

- Each CDB must go to multiple functional units  
⇒ high capacitance, high wiring density
- Number of functional units that can complete per cycle limited to one!
  - Multiple CDBs ⇒ more FU logic for parallel assoc stores

## ❑ Non-precise interrupts!

- We will address this later



# Why can Tomasulo overlap iterations of loops?

## ❑ Register renaming

- Multiple iterations use different physical destinations for registers (dynamic loop unrolling).

## ❑ Reservation stations

- Permit instruction issue to advance past integer control flow operations
- Also buffer old values of registers - totally avoiding the WAR stall that we saw in the scoreboard.

## ❑ Other perspective: Tomasulo building data flow dependency graph on the fly.

# Tomasulo overlap iterations of loops

## ❑ Register renaming

- Multiple iterations use different physical destinations for registers (dynamic loop unrolling).

## ❑ Reservation stations

- Permit instruction issue to advance past integer control flow operations
- Also buffer old values of registers - totally avoiding the WAR stall that we saw in the scoreboard.

## ❑ Other perspective: Tomasulo building data flow dependency graph on the fly.

# Loop Example

## Instruction status:

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>CompResult</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1			Load1	No	
1	MULTD	F4	F0	F2			Load2	No	
1	SD	F4	0	R1			Load3	No	
2	LD	F0	0	R1			Store1	No	
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

## Reservation Stations:

					<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

## Register result status

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
0	80	<i>Fu</i>									

# Tomasulo Loop Example

```
Loop: LD          F0    0    R1
      MULTD       F4    F0    F2
      SD          F4    0    R1
      SUBI        R1    R1    #8
      BNEZ        R1    Loop
```

- ❑ Assume Multiply takes 4 clocks
- ❑ Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- ❑ To be clear, will show clocks for SUBI, BNEZ
- ❑ Reality: integer instructions ahead

# Loop Example Cycle 1

## Instruction status:

						Exec Write			
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	
1	LD	F0	0	R1	1	Load1	Yes	80	
1	MULTD	F4	F0	F2		Load2	No		
1	SD	F4	0	R1		Load3	No		
2	LD	F0	0	R1		Store1	No		
2	MULTD	F4	F0	F2		Store2	No		
2	SD	F4	0	R1		Store3	No		

## Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						MULTD
	Add3	No						SD
	Mult1	No						SUBI
	Mult2	No						BNEZ
								F0
								0
								R1
								F4
								F0
								F2
								F4
								0
								R1
								R1
								#8
								Loop

## Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
1	80	Fu	Load1							

# Loop Example Cycle 2

*Instruction status:*

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>CompResult</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1			Load3	No	
2	LD	F0	0	R1			Store1	No	
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

*Reservation Stations:*

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1 #8
	Mult2	No						BNEZ	R1	Loop

*Register result status*

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
2	80	<i>Fu</i>	Load1		Mult1						

# Loop Example Cycle 3

*Instruction status:*

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>CompResult</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1			Store1	Yes	80
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	

*Reservation Stations:*

					<i>S1</i>	<i>S2</i>	<i>RS</i>			
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code</i>		
	Add1	No						LD	F0	0
	Add2	No						MULTD	F4	F0
	Add3	No						SD	F4	0
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1
	Mult2	No						BNEZ	R1	Loop

*Register result status*

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	80	<i>Fu</i>	Load1	Mult1						

□ Implicit renaming sets up “DataFlow” graph

# Loop Example Cycle 4

*Instruction status:*

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>CompResult</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1			Store1	Yes	80
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	
									Mult1

*Reservation Stations:*

					<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

*Register result status*

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
4	80	<i>Fu</i>	Load1		Mult1						

❑ Dispatching SUBI Instruction



# Loop Example Cycle 5

*Instruction status:*

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1			Store1	Yes	80
2	MULTD	F4	F0	F2			Store2	No	
2	SD	F4	0	R1			Store3	No	
									Mult1

*Reservation Stations:*

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>S1</i> <i>Vk</i>	<i>S2</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>Code:</i>
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	Yes	Multd		R(F2)	Load1		R1
	Mult2	No						F2
								SD
								F4
								0
								R1
								SUBI
								R1
								R1
								#8
								BNEZ
								Loop

*Register result status*

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
5	72	<i>Fu</i>	Load1	Mult1						

□ And, BNEZ instruction

# Loop Example Cycle 6

*Instruction status:*

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1			Load1	Yes	80
1	MULTD	F4	F0	F2	2			Load2	Yes	72
1	SD	F4	0	R1	3			Load3	No	
2	LD	F0	0	R1	6			Store1	Yes	80
2	MULTD	F4	F0	F2				Store2	No	
2	SD	F4	0	R1				Store3	No	
										Mult1

*Reservation Stations:*

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0
	Add2	No						MULTD	F4	F0
	Add3	No						SD	F4	0
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1
	Mult2	No						BNEZ	R1	Loop

*Register result status*

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6	72	<i>Fu</i>	Load2		Mult1						

❑ Notice that F0 never sees Load from location 80

# Loop Example Cycle 7

*Instruction status:*

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	No	
2	SD	F4	0	R1			Store3	No	
									Mult1

*Reservation Stations:*

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>Code:</i>
	Add1	No							LD
	Add2	No							F0
	Add3	No							0
	Mult1	Yes	Multd		R(F2)	Load1			R1
	Mult2	Yes	Multd		R(F2)	Load2			F2
									SD
									F4
									0
									R1
									SUBI
									R1
									R1
									#8
									BNEZ
									Loop

*Register result status*

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
7	72	<i>Fu</i>	Load2	Mult2						

- ❑ Register file completely detached from computation
- ❑ First and Second iteration completely overlapped

# Loop Example Cycle 8

*Instruction status:*

					<i>Exec Write</i>				
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>CompResult</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	Yes	72
2	SD	F4	0	R1	8		Store3	No	
									Mult1
									Mult2

*Reservation Stations:*

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0
	Add2	No						MULTD	F4	F0
	Add3	No						SD	F4	0
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop

*Register result status*

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
8	72	<i>Fu</i>	Load2	Mult2							

# Loop Example Cycle 9

## Instruction status:

					Exec Write				
ITER	Instruction		<i>j</i>	<i>k</i>	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6		Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	Yes	72
2	SD	F4	0	R1	8		Store3	No	
									Mult1
									Mult2

## Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						MULTD
	Add3	No						SD
	Mult1	Yes	Multd		R(F2)	Load1		SUBI
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ
								R1
								F0
								0
								R1
								#8
								Loop

## Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72	Fu	Load2	Mult2						

❑ Load1 completing: who is waiting?

❑ Note: Dispatching SUBI

# Loop Example Cycle 10

*Instruction status:*

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2			Load2	Yes	72
1	SD	F4	0	R1	3			Load3	No	
2	LD	F0	0	R1	6	10		Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
										Mult1
										Mult2

*Reservation Stations:*

					<i>S1</i>	<i>S2</i>	<i>RS</i>			
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
4	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop

*Register result status*

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
10	64	<i>Fu</i>	Load2		Mult2						

❑ Load2 completing: who is waiting?

❑ Note: Dispatching BNEZ

# Loop Example Cycle 11

*Instruction status:*

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2			Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
										Mult1
										Mult2

*Reservation Stations:*

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1 #8
4	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop

*Register result status*

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
11	64	<i>Fu</i>	Load3		Mult2						

□ Next load in sequence

# Loop Example Cycle 12

*Instruction status:*

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>	
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2			Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
										Mult1
										Mult2

*Reservation Stations:*

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>				
	Add1	No						LD	F0	0	R1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8	
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop		

*Register result status*

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
12	64	<i>Fu</i>	Load3	Mult2						

❑ Why not issue third multiply?



# Loop Example Cycle 13

*Instruction status:*

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2			Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
										Mult1
										Mult2

*Reservation Stations:*

		<i>S1 S2 RS</i>						
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI R1 R1 #8
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

*Register result status*

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
13	64	<i>Fu</i>	Load3	Mult2							

# Loop Example Cycle 14

*Instruction status:*

ITER	Instruction		<i>j</i>	<i>k</i>	Exec Write			<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
					<i>Issue</i>	<i>Comp</i>	<i>Result</i>			
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14		Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7			Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	
										Mult1
										Mult2

*Reservation Stations:*

Time	Name	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
	Add1	No									LD
	Add2	No									F0
	Add3	No									0
0	Mult1	Yes	Multd	M[80]	R(F2)						R1
1	Mult2	Yes	Multd	M[72]	R(F2)						F2
											SD
											F4
											0
											R1
											#8
											BNEZ
											Loop

*Register result status*

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14	64	<i>Fu</i>	Load3	Mult2						

❑ Mult1 completing. Who is waiting?

# Loop Example Cycle 15

*Instruction status:*

ITER	Instruction		j	k	Exec Write			Busy	Addr	Fu
					Issue	Comp	Result			
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3			Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72
2	SD	F4	0	R1	8			Store3	No	

*Reservation Stations:*

Time	Name	Busy	Op	Vj	Vk	S1	S2	RS	Code:				
						Qj	Qk						
	Add1	No							LD	F0	0	R1	
	Add2	No							MULTD	F4	F0	F2	
	Add3	No							SD	F4	0	R1	
	Mult1	No							SUBI	R1	R1	#8	
0	Mult2	Yes	Multd	M[72]	R(F2)				BNEZ	R1	Loop		

*Register result status*

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
15	64	Fu	Load3	Mult2						

❑ Mult2 completing. Who is waiting?

# Loop Example Cycle 16

*Instruction status:*

ITER	Instruction	<i>j</i>	<i>k</i>	Exec Write			<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
				<i>Issue</i>	<i>Comp</i>	<i>Result</i>			
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3	1		Load3	Yes 64
2	LD	F0	0	R1	6	60	11	Store1	Yes 80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes 72 [72]*R2
2	SD	F4	0	R1	8			Store3	No

*Reservation Stations:*

Time	Name	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
	Add1	No									LD F0 0 R1
	Add2	No									MULTD F4 F0 F2
	Add3	No									SD F4 0 R1
	Mult1	Yes	Multd			R(F2)	Load3				SUBI R1 R1 #8
	Mult2	No									BNEZ R1 Loop

*Register result status*

<i>Clock</i>	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
16	64	<i>Fu</i>	Load3		Mult1					

# Loop Example Cycle 17

*Instruction status:*

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	1		Load3	Yes	64
2	LD	F0	0	R1	6	6	11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8	1		Store3	Yes	64 Mult1

*Reservation Stations:*

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1 #8
	Mult2	No						BNEZ	R1	Loop

*Register result status*

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
17	64	<i>Fu</i>	Load3		Mult1						

# Summary of Tomasulo Algorithm

- ❑ Reservations stations: *implicit register renaming* to larger set of registers + **buffering source operands**
  - Prevents registers as bottleneck
  - Avoids WAR, WAW hazards of Scoreboard
  - Allows loop unrolling in HW
- ❑ Not limited to basic blocks
  - (integer units gets ahead, beyond branches)
- ❑ Lasting Contributions
  - Dynamic scheduling
  - **Register renaming**
  - Load/store disambiguation
- ❑ 360/91 descendants are Pentium III; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264

# What about Precise Interrupts?

❑ Tomasulo had:

In-order issue, out-of-order execution, and out-of-order completion

❑ Need to “fix” the out-of-order completion aspect so that we can find precise breakpoint in instruction stream.

➔ Speculation, Reorder buffer ! (later )

# Scoreboard vs. Tomasulo

## □ 特点

- Multiple multiplier, etc. Funcs
- Issue in order, Complete OOO
- IF → Issue, Ro
- 4 stages pipeline
- Scoreboard centralized control

## □ 缺点

- Stall when WAW, WAR

## ➤ 特点

- Fewer Func, unpipelined
- Issue in order, Complete OOO
- FP op. queue, Reservation station, LD/ST buffer, CDB
- 3 stages pipeline
- Reg. Rename → No WAW, WAR
- Reduce structural hazard
- RAW detection decentralized—reservation
- CDB → forwarding path

• Can Scoreboard avoid WAW, WAR with Reg. Rename?



# Scoreboard Pipeline stage description

❑ **Issue:** a instruction is issued when

- *The functional unit is available and*
- *No other active instruction has the **same** destination register.*
- Avoid **strutural** hazard and **WAW** hazard

❑ **Read Operands (RD)**

- *The read operation is delayed until **both** the operands are available.*
- *This means that no previously issued but ncompleted instruction has the operand as its destination.*
- This resolves **RAW** hazards **dynamically**

❑ **Execution (EX)**

- *Notify the scoreboard when completed so the functional unit can be reused.*

❑ **Write result (WB)**

- *The scoreboard checks for **WAR** hazards and stalls the completing instruction if necessary.*

# The scoreboard algorithm

## ❑ Scoreboard-takes full responsibility for instruction issue and execution

- Create the dependence records
- Decide when to fetch the operand
- Decide when to enter execution
- Decide when the result can be written into the register file

## ❑ Three data structure

- Instruction status:
  - which of the four steps the instruction is in
- Functional unit status: buzy,op,Fi, Fj,Fk,Qj,Qk ,Rj,Rk
- Register result status:
  - which functional unit will write that register

# Explicit Register Renaming

- ❑ Make use of a *physical* register file that is larger than number of registers specified by ISA
- ❑ Key insight: Allocate a new physical destination register for every instruction that writes
  - Very similar to a compiler transformation called Static Single Assignment (SSA) form — but in hardware!
  - Removes all chance of WAR or WAW hazards
  - Like Tomasulo, good for allowing full out-of-order completion
  - Like hardware-based dynamic compilation?
- ❑ Mechanism? Keep a translation table:
  - ISA register  $\Rightarrow$  physical register mapping
  - When register written, replace entry with new register from freelist.
  - Physical register becomes free when not used by any active instructions

# Advantages of Explicit Renaming


- ❑ Decouples *renaming* from *scheduling*:
  - Pipeline can be exactly like “standard” MIPS pipeline (perhaps with multiple operations issued per cycle)
  - Or, pipeline could be Tomasulo-like or a scoreboard, etc.
  - Standard forwarding or bypassing could be used
- ❑ Allows data to be fetched from single register file
  - No need to bypass values from *reservation station* or *reorder buffer*
  - This can be important for balancing pipeline

- ❑ Many processors use a variant of this technique:
  - R10000, Alpha 21264, HP PA8000
  
- ❑ Another way to get **precise interrupt points**:
  - All that needs to be “undone” for precise break point is to undo the table mappings
  - Provides an interesting mix between reorder buffer and **future file**
    - Results are written immediately back to register file
    - Registers *names* are “freed” in program order (by ROB)

# Explicit Renaming Support Includes:


- ❑ Rapid access to a table of translations
- ❑ A physical register file that has more registers than specified by the ISA
- ❑ Ability to figure out which physical registers are free.
  - No free registers  $\Rightarrow$  stall on issue
- ❑ Thus, register renaming doesn't require reservation stations.  
However:
  - Many modern architectures use **explicit register renaming + Tomasulo-like reservation stations** to control execution.
- ❑ Two Questions:
  - How do we manage the “free list”?
  - How does Explicit Register Renaming mix with Precise Interrupts?

# Explicit register renaming: (R1000 Style)



- ❑ Physical register file larger than ISA register file
- ❑ On issue, each instruction that modifies a register is allocated new physical register from freelist

# Explicit register renaming: (R1000 Style)



❑ Note that physical register P0 is “dead” (or not “live”) past the point of this load.

➤ When we go to commit the load, we free up



# Explicit register renaming: (R1000 Style)

P32	P2	P4	F6	F8	P34	P12	P14	P16	P18	P20	P22	P24	p26	P28	P30
-----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

Current Map Table


Done?

P36	P38	P40	P42	...	P60	P62
-----	-----	-----	-----	-----	-----	-----

Freelist

F10	P10	ADDD P34,P4,P32	N
F0	P0	LD P32,10(R2)	N

Newest



Oldest

# Explicit register renaming: (R1000 Style)

P32	P36	P4	F6	F8	P34	P12	P14	P16	P18	P20	P22	P24	p26	P28	P30
-----	-----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

Current Map Table


Done?

P38	P40	P44	P48	...	P60	P62
-----	-----	-----	-----	-----	-----	-----

Freelist

--			
--		BNE P36,<...>	N
F2	P2	DIV P36,P34,P6	N
F10	P10	ADD P34,P4,P32	N
F0	P0	LD P32,10(R2)	N

Newest



Oldest

P32	P36	P4	F6	F8	P34	P12	P14	P16	P18	P20	P22	P24	p26	P28	P30
-----	-----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

P38	P40	P44	P48	...	P60	P62
-----	-----	-----	-----	-----	-----	-----

Checkpoint at BNE instruction

# Explicit register renaming: (R1000 Style)

P40	P36	P38	F6	F8	P34	P12	P14	P16	P18	P20	P22	P24	p26	P28	P30
-----	-----	-----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

Current Map Table


Done?

P42	P44	P48	P50	...	P0	P10
-----	-----	-----	-----	-----	----	-----

Freelist

--		ST 0(R3),P40	Y
F0	P32	ADDD P40,P38,P6	Y
F4	P4	LD P38,0(R3)	Y
--		BNE P36,<...>	N
F2	P2	DIVD P36,P34,P6	N
F10	P10	ADDD P34,P4,P32	y
F0	P0	LD P32,10(R2)	y

Newest



Oldest

P32	P36	P4	F6	F8	P34	P12	P14	P16	P18	P20	P22	P24	p26	P28	P30
-----	-----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

P38	P40	P44	P48	...	P60	P62
-----	-----	-----	-----	-----	-----	-----

Checkpoint at BNE instruction

# Explicit register renaming: (R1000 Style)

P32	P36	P4	F6	F8	P34	P12	P14	P16	P18	P20	P22	P24	p26	P28	P30
-----	-----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

Current Map Table


Done?

P38	P40	P44	P48	P52	P56	P60	P62
-----	-----	-----	-----	-----	-----	-----	-----

Freelist

F2	P2	DIVD P36,P34,P6	N
F10	P10	ADDD P34,P4,P32	y
F0	P0	LD P32,10(R2)	y

Newest



Oldest


**Speculation error fixed by restoring map table and freelist**

P32	P36	P4	F6	F8	P34	P12	P14	P16	P18	P20	P22	P24	p26	P28	P30
-----	-----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

P38	P40	P44	P48	...	P60	P62
-----	-----	-----	-----	-----	-----	-----

Checkpoint at BNE instruction

# Can we use explicit register renaming with scoreboard?



# Four Stages of Scoreboard Control With Explicit Renaming

- ❑ **Issue**—decode instructions & check for structural hazards & allocate new physical register for result
  - Instructions issued in program order (for hazard checking)
  - Don't issue if no free physical registers
  - Don't issue if structural hazard
- ❑ **Read operands**—wait until no hazards, read operands
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
- ❑ **Execution**—operate on operands
  - The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard
- ❑ **Write result**—finish execution
- ❑ **Note:** No checks for WAR or WAW hazards!



- Each instruction allocates free register
- Similar to single-assignment compiler transformation

### *Instruction status:*

				Read	Exec	Exec	Write
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Oper</i>	<i>Start</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2	1			
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

### *Functional unit status:*

*l unit status:*

			<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>
	Int1	Yes	Load	P32		R2			Yes
	Int2	No							
	Mult1	No							
	Add	No							
	Divide	No							

### *Register Rename and Result*

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1	<i>FU</i>	P0	P2	P4	P32	P8	P10	P12		P30



# Renamed Scoreboard 2

## Instruction status:

Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F6	34+	R2	1	2			
LD	F2	45+	R3	2				
MULTD	F0	F2	F4					
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

## Functional unit status:

unit status:

				dest	S1	S2	FU	FU	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Int1	Yes	Load	P32		R2				No
	Int2	Yes	Load	P34		R3				Yes
	Mult1	No								
	Add	No								
	Divide	No								

## Register Rename and Result

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
2	<i>FU</i>	P0	P34	P4	P32	P8	P10	P12		P30

# Renamed Scoreboard 3

## Instruction status:

Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F6	34+	R2	1	2	3..		
LD	F2	45+	R3	2	3			
MULTD	F0	F2	F4	3				
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

## Functional unit status:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU Qj</i>	<i>FU Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
	Int1	Yes	Load	P32		R2				No
	Int2	Yes	Load	P34		R3				No
	Mult1	Yes	Multd	P36	P34	P4	Int2		No	Yes
	Add	No								
	Divide	No								

## Register Rename and Result

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	<i>FU</i>	P36	P34	P4	P32	P8	P10	P12		P30

- Next step Int1 will write result, where need the value?

### Instruction status:

				Read	Exec	Exec	Write
Instruction	<i>j</i>	<i>k</i>		<i>Issue Oper</i>	<i>start</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	2	3	4	
MULTD	F0	F2	F4	3			
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

### Functional unit status:

l unit status:

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Int1	Yes	Load	P32		R2				No
	Int2	Yes	Load	P34		R3				No
	Mult1	Yes	Multd	P36	P34	P4	Int2		No	Yes
	Add	Yes	Sub	P38	P32	P34	Int1	Int2	No	No
	Divide	No								

### Register Rename and Result

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
4	<i>FU</i>	P36	P34	P4	P32	P38	P10	P12		P30

# • Next step Int2 will write result, where need the value?

*Instruction status:*

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	Issue	Read Oper	Exec start	Exec Comp	Write Result	
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	
MULTD	F0	F2	F4	3				
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

*Functional unit status:*

unit status:

dest

S1

S2

FU

FU

Fj?

Fk?

Time

Name

Busy

Op

Fi

Fj

Fk

Qj

Qk

Rj

Rk

Int1

No

Int2

Yes

Load

P34

R3

No

Mult1

Yes

Multd

P36

P34

P4

Int2

No

Yes

Add

Yes

Sub

P38

P32v

P34

Int2

Yes

No

Divide

Yes

Divd

P40

P36

P32v

Mult1

No

Yes

*Register Rename and Result*

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5	<i>FU</i>	P36	P34	P4	P32	P38	P40	P12		P30

- Why ADDD not issue ? Structure hazard !  
Adder is occupied by with SUBD.

*Instruction status:*

<i>Instruction status:</i>				<i>Read</i>	<i>Exec</i>	<i>Exec</i>	<i>Write</i>	
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Oper</i>	<i>start</i>	<i>Comp</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3				
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

*Functional unit status:*

<i>unit status:</i>			<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Int1	No								
	Int2	No								
	Mult1	Yes	Multd	P36	P34v	P4			Yes	Yes
	Add	Yes	Sub	P38	P32v	P34v			Yes	Yes
	Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

*Register Rename and Result*

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6	<i>FU</i>	P36	P34	P4	P32	P38	P40	P12		P30

# Renamed Scoreboard 7

## Instruction status:

Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7			
SUBD	F8	F6	F2	4	7			
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

## Functional unit status:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU Qj</i>	<i>FU Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
	Int1	No								
	Int2	No								
	Mult1	Yes	Multd	P36	P34v	P4			No	No
	Add	Yes	Sub	P38	P32v	P34v			No	No
	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

## Register Rename and Result

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	<i>FU</i>	P36	P34	P4	P32	P38	P40	P12		P30



# Renamed Scoreboard 9

- Next step Adder will write result, where need the value?

LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

*Functional unit status:*

				<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Int1	No								
	Int2	No								
8	Mult1	Yes	Multd	P36	P34v	P4			No	No
0	Add	Yes	Sub	P38	P32v	P34v			No	No
	Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

*Register Rename and Result*

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
9	<i>FU</i>	P36	P34	P4	P32	P38	P40	P12		P30





# Notice that P32 not listed in Rename Table

– Still live. Must not be reallocated by accident

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec</i>	<i>Write Comp Result</i>		
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11				

WAR dependence

*Functional unit status:*

Time	Name	Busy	Op	dest	S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Int1	No								
	Int2	No								
6	Mult1	Yes	Multd	P36	P34	P4			No	No
	Add	Yes	Addd	P42	P38	P34			Yes	Yes
	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

WAR Hazard gone!

## Register Rename and Result

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	P36	P34	P4	P42	P38	P40	P12		P30

# Renamed Scoreboard 12

## Instruction status:

Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12			

## Functional unit status:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU Qj</i>	<i>FU Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
	Int1	No								
	Int2	No								
5	Mult1	Yes	Multd	P36	P34	P4			No	No
2	Add	Yes	Addd	P42	P38	P34			Yes	Yes
	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

## Register Rename and Result

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
12	<i>FU</i>	P36	P34	P4	P42	P38	P40	P12		P30

# Renamed Scoreboard 13

## Instruction status:

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>	
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12	13		

## Functional unit status:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU Qj</i>	<i>FU Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
	Int1	No								
	Int2	No								
4	Mult1	Yes	Multd	P36	P34	P4			No	No
1	Add	Yes	Addd	P42	P38	P34			Yes	Yes
	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

## Register Rename and Result

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
13	<i>FU</i>	P36	P34	P4	P42	P38	P40	P12		P30







# Renamed Scoreboard 17

## Instruction status:

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>	
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8	17	
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12	13	14	15

## Functional unit status:

<i>l unit status:</i>				<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU</i>	<i>FU</i>	<i>Fj?</i>	<i>Fk?</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Int1	No								
	Int2	No								
0	Mult1	Yes	Multd	P36	P34	P4			No	No
	Add	No								
	Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

## Register Rename and Result

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
17	<i>FU</i>	P36	P34	P4	P42	P38	P40	P12		P30



# Renamed Scoreboard 18

## Instruction status:

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec Start</i>	<i>Exec Comp</i>	<i>Write Result</i>	
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8	17	18
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12	13	14	15

## Functional unit status:

l unit status:

				dest	S1	S2	FU	FU	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Int1	No								
	Int2	No								
	Mult1	No								
	Add	No								
	Divide	Yes	Divd	P40	P36v	P32	Mult1		Yes	Yes

## Register Rename and Result

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
18	<i>FU</i>	P36	P34	P4	P42	P38	P40	P12		P30

# Renamed Scoreboard 19

## Instruction status:

*Instruction status:*

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read Oper</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>	
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8	17	18
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5	19			
ADDD	F6	F8	F2	11	12	13	14	15

## Functional unit status:

unit status:

dest

S1

S2

FU

FU

Fj?

Fk?

Time

Name

Busy

Op

Fi

Fj

Fk

Qj

Qk

Rj

Rk

Int1

No

Int2

No

Mult1

No

Add

No

40

Divide

Yes

Divd

P40

P36

P32

Mult1

NO

NO

## Register Rename and Result

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
19	<i>FU</i>	P36	P34	P4	P42	P38	P40	P12		P30

# Summary #2

- ❑ Explicit Renaming: **more physical registers** than needed by ISA.
  - Separates *renaming* from *scheduling*
    - Opens up lots of options for resolving RAW hazards
  - **Rename table**: tracks current association between architectural registers and physical registers
  - Potentially complicated rename table management