

Arch Lab3

Cache Design


Tasks

- Design of Cache Line
- Verify the Cache Line
- Observe the Waveform of Simulation


Overview

- Cache Overview
- Configuration
- Address Decoding
- Cache Storage
- Access Cache
- Simulation


Cache Overview



Cache Overview



Cache Overview



Configuration

- Block Size
- Block Organization
 - o Direct-mapped
 - o Fully associative
 - Set-associative
- Block replacement policy
 - o FIFO
 - o LRU
 - o Random
- Write policy
 - Writeback
 - o Write-through

Configuration

- 64 cache lines
 - O Cache Line Size = 16 Bytes = 4 words = 4 * 32 bits
- 2-way set associative
- Replacement policy: LRU
- Write policy
 - Write Back
 - Write Allocate


Address Decoding

- Offset
 - o log2(cache line size) = 4 bits
- Index
 - o log2(# cache line) log2(cache assoc) = 5 bits
- Tag
 - o 32 Offset Index = 23 bits

731 9 8 4 3 0 Tag Index Offset

Cache Storage

- Tag
- Valid
- Dirty
- LRU
- Data



Cache Storage

- Tag
- Valid
- Dirty
- LRU
- Data

```
LRU Valid Dirty Tag Data

1 bit 1 bit 1 bit 4 words

reg [ELEMENT_NUM-1:0] inner_recent = 0;
reg [ELEMENT_NUM-1:0] inner_valid = 0;
reg [ELEMENT_NUM-1:0] inner_dirty = 0;
reg [TAG_BITS-1:0] inner_tag [0:ELEMENT_NUM-1];
reg [31:0] inner_data [0:ELEMENT_NUM*ELEMENT_WORDS-1];
```


```
32 sets; 64 cache lines

set i way 0: i \times 2+0 \rightarrow \text{inner\_recent}[\{i, 1'b0\}]

set i way 1: i \times 2+1 \rightarrow \text{inner\_recent}[\{i, 1'b1\}]

set i way j word k: i \times 8+j \times 4+k \rightarrow \text{inner\_data}[\{i, j, k\}]
```

```
module cache (
    input wire clk, // clock
    input wire rst, // reset
    input wire [ADDR BITS-1:0] addr, // address
    input wire load, // read refreshes recent bit
    input wire store, // set valid to 1 and reset dirty to 0
    input wire edit, // set dirty to 1
    input wire invalid, // reset valid to 0
    input wire [2:0] u b h w, // select signed or not & data width LB, LH, LW, LBU, LHU
    input wire [31:0] din, // data write in
    output reg hit = 0, // hit or not
    output reg [31:0] dout = 0, // data read out
    output reg valid = 0, // valid bit
    output reg dirty = 0, // dirty bit
    output reg [TAG BITS-1:0] tag = 0 // tag bits
    );
```



Memory Request


done

ves


Write its previous

data back to lower memory


```
assign addr_tag = ...
assign addr_index = ...
. . .
assign valid1 = inner_valid[addr_element1];
assign valid2 = ...
assign tag1 = inner tag[addr element1];
assign tag2 = ...
assign hit1 = valid1 & (tag1 == addr_tag);
assign hit2 = ...
always @ (posedge clk) begin
       hit <= ...
end
```



```
always @ (posedge clk) begin
    . . .
    if (load) begin
         if (hit1) begin
             dout <=...
             inner_recent[addr_element1] <= 1'b1;</pre>
             inner_recent[addr_element2] <= 1'b0;</pre>
         end
            else if (hit2) ...
         end
         else ...
    . . .
```




```
always @ (posedge clk) begin
    if (edit) begin
         if (hit1) begin
             inner_data[addr_word1] <= ...</pre>
             inner_dirty[addr_element1] <= 1'b1;</pre>
             inner_recent[addr_element1] <= 1'b1;</pre>
             inner_recent[addr_element2] <= 1'b0;</pre>
         end
         else if (hit2) ...
    end
     . . .
end
```




```
assign recent1 = inner_recent[addr_element1];
assign recent2 = ...
assign dirty1 = inner dirty[addr element1];
assign dirty2 = ...
always a (posedge clk) begin
     valid <= recent1 ? valid2 : valid1;</pre>
     dirty <= ...
     tag <= ...
     hit <= ...
     if (load) begin
     end
     else dout <= inner_data[ recent1 ? addr_word2</pre>
     addr word1 1:
end
```

for writeback



end

```
always @ (posedge clk) begin
     . . .
    if (store) begin
         if (recent1) begin // replace 2
              inner_data[addr_word2] <= din;</pre>
              inner_valid[addr_element2] <= 1'b1;</pre>
              inner_dirty[addr_element2] <= 1'b0;</pre>
              inner tag[addr element2] <= addr tag;</pre>
         end else begin
              . . .
         end
    end
     . . .
```



```
// init
32'd10: begin
    load <= 0;
    store <= 1;
    edit <= 0;
    din <= 32'h11111111;
    addr <= 32'h00000004;
end
32'd11: begin
    addr <= 32'h0000000C;
end
32'd12: begin
    addr <= 32'h00000010;
end
32'd13: begin
    addr <= 32'h00000014;
end
```


```
// read miss
32'd14: begin
    load <= 1;
    store <= 0;
    edit <= 0;
    u_b_h_w \le 3'b010;
    din <= 0;
    addr <= 32'h00000020;
end
// read hit
32'd15: begin
    u_b_h_w \le 3'b010;
    addr <= 32'h00000010;
end
```

```
// write miss
32'd16: begin
    load <= 0;
    store <= 0;
    edit <= 1;
    u b h w \leq= 3'b010;
    din <= 32'h22222222;
    addr <= 32'h000000024;
end
// write hit
32'd17: begin
    u b h w \le 3'b010;
    addr <= 32'h00000014;
end
```

```
// read line 0 of set 0, set
recent bit
32'd18: begin
    load <= 1;
    store <= 0;
    edit <= 0;
    u_b_h_w \le 3'b010;
    din <= 0;
    addr <= 32'h00000004;
end
// store to line 1 of set 0
due to line 0 recent
32'd19: begin
    load <= 0;
    store <= 1;
    edit <= 0;
    u b h w \le 3'b010;
    din <= 32'h33333333;
    addr <= 32'h00000204;
end
```


```
// edit line 1 of set 0, set
dirty & recent
32'd20: begin
    load <= 0;
    store \leq 0;
    edit <= 1;
    u_b_h_w \le 3'b010;
    din <= 32'h4444444;
    addr <= 32'h00000204;
end
// read line 0 of set 0, set
recent bit
32'd21: begin
    load <= 1;
    store <= 0;
    edit <= 0;
    u_b_h_w \le 3'b010;
    din <= 0;
    addr <= 32'h00000004;
end
```

```
// read miss, tag mismatch.
output tag (of line 1), valid
and dirty == 1
32'd22: begin
    load <= 1;
    store <= 0;
    edit <= 0;
    u b h w \leq= 3'b010;
    din <= 32'h0;
    addr <= 32'h00000404;
end
// auto replace line 1 of set 0
32'd23: begin
    load <= 0;
    store <= 1;
    edit <= 0;
    u_b_h_w \le 3'b010;
    din <= 32'h55555555;
    addr <= 32'h00000404;
end
```



Load miss

Load hit



References

- 超标量处理器设计
- Modern Processor Design