


Arch Lab6

Dynamically Scheduled Pipelines using Scoreboarding

Tasks

- Redesign the pipelines with IF/IS/RO/FU/WB stages and supporting multicycle operations.
- Design of a scoreboard and integrate it to CPU.


Processor Core Microarchitecture



Scoreboard Overview

	Ins	truction Status ②											Re	giste	rs Stat	us 🔋						
Instruction	Issue	Operand	Execution	,	Write	RO	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R	11 F	R12	R13	R14	R15
LD F6 34 R2	1	2	3		4																	
LD F2 45 R3	5	6	7			R16	R17	R18	R19	R20	R21	1 R	22	R23	R24	R25	R26	R27	R28	R29	R30	R3
MULT F0 F2 F4	6																					
SUBD F8 F6 F2	7					FO	F1	F2		F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15
DIVD F10 F0 F6						Mult1		Intege	er						Add							
ADDD F6 F8 F2						F16	F17	F18	F19	F20	F21	F-1	22	F23	F24	F25	F26	F27	F28	F29	F30	F3
						ctional U																
	Time	Name	Busy	Ор	Fi	Fj	Fk	Qj			Qk			Rj		Rk						
	0	Integer	true	LD	F2		R3							true		true						
		Mult1	true	MULT	F0	F2	F4	Integer						false		true						
		11.10	false											true		true						
		Mult2	Turse																			
		Add		SUBD	F8	F6	F2				Integer			true		false						


Architecture Overview



IF	IS	RO	FU	WB
		-10		


Architecture Overview – IF

```
// IF
assign PC EN IF = IS EN | FU jump finish & is jump FU;
REG32
REG_PC(.clk(debug_clk),.rst(rst),.CE(PC_EN_IF),.D(next_PC_IF),.Q(PC_IF));
add_32 add_IF(.a(PC_IF),.b(32'd4),.c(PC_4_IF));
MUX2T1_32 mux_IF(.I0(PC_4_IF),.I1(PC_jump_FU),.s(FU_jump_finish &
is jump FU),.o(next PC IF));
ROM D inst rom(.a(PC IF[8:2]),.spo(inst IF));
```




Architecture Overview – IS

```
//Issue
REG IF IS reg IF IS(.clk(debug clk),.rst(rst),.EN(IS EN),
   .flush(1'b0),.PCOUT(PC IF),.IR(inst IF),
   .IR IS(inst IS),.PCurrent IS(PC IS));
ImmGen imm gen(.ImmSel(ImmSel ctrl),.inst field(inst IS),.Imm out(Imm out IS));
CtrlUnit
ctrl(.clk(debug clk),.rst(rst),.PC(PC IS),.inst(inst IS),.imm(Imm out IS), .ALU done(FU ALU finish)
..MEM done(FU mem finish)..MUL done(FU mul finish)..DIV done(FU div finish)..JUMP done(FU jump fini
sh),.is jump(is jump FU),
   .IS_en(IS_EN),.ImmSel(ImmSel_ctrl),.ALU_en(FU_ALU_EN),
   .MEM_en(FU_mem_EN),.MUL_en(FU_mul_EN),.DIV_en(FU_div_EN),.JUMP_en(FU_jump_EN),
   .PC ctrl(PC ctrl),.imm ctrl(imm ctrl),.rs1 ctrl(rs1 addr ctrl),.rs2 ctrl(rs2 addr ctrl), .JUMP o
p(Jump_ctrl),.ALU_op(ALUControl_ctrl),.ALU_use_PC(ALUSrcA_ctrl),.ALU_use_imm(ALUSrcB_ctrl),
   .MEM we(mem w ctrl),.MEM bhw(bhw ctrl),.MUL op(),.DIV op(),
   .write_sel(DatatoReg_ctrl),.reg_write(RegWrite_ctrl),.rd_ctrl(rd_ctrl)
);
```



Architecture Overview – RO


```
// RO
Regs register(.clk(debug clk),.rst(rst),
   .R addr A(rs1 addr ctrl), .rdata A(rs1 data RO),
   .R addr B(rs2 addr ctrl), .rdata B(rs2 data RO),
   .L_S(RegWrite_ctrl),.Wt_addr(rd_ctrl),.Wt_data(wt_data_WB),
   .Debug_addr(debug_addr[4:0]),.Debug_regs(debug_regs));
MUX2T1 32
mux_imm_ALU_RO_A(.I0(rs1_data_R0),.I1(PC_ctrl),.s(ALUSrcA_ctrl),
.o(ALUA RO));
MUX2T1 32
mux imm ALU RO B(.I0(rs2 data RO),.I1(imm ctrl),.s(ALUSrcB ctrl)
,.o(ALUB RO));
```



Architecture Overview – FU

```
// FU
FU_ALU alu(...);
FU_mem mem(...);
FU_mul mu(...);
FU_div du(...);
FU_jump ju(...);
```


Ctrl Unit



FU


Architecture Overview – WB

```
// WB
REG32 reg_WB_ALU(.clk(debug_clk),.rst(rst),.CE(FU_ALU_finish),.D(ALUout FU),.Q(ALUout WB));
REG32
reg_WB_mem(.clk(debug_clk),.rst(rst),.CE(FU_mem_finish),.D(mem_data_FU),.Q(mem_data_WB));
REG32 reg_WB_mul(.clk(debug_clk),.rst(rst),.CE(FU_mul_finish),.D(mulres_FU),.Q(mulres_WB));
REG32 reg WB div(.clk(debug clk),.rst(rst),.CE(FU div finish),.D(divres FU),.Q(divres WB));
REG32 reg WB jump(.clk(debug clk),.rst(rst),.CE(FU jump finish),.D(PC wb FU),.Q(PC wb WB));
MUX8T1 32
mux DtR(.s(DatatoReg ctrl),.I0(ALUout WB),.I1(mem data WB),.I2(mulres WB),.I3(divres WB),
   .I4(PC wb WB),.I5(32'd0),.I6(32'd0),.I7(32'd0),.o(wt data WB));
```



WB

Ctrl Unit



IF	IS	RO	FU	WB

Ctrl Unit

Instruction Issue Read operands Execution complete Write result L.D F6,34(R2) √ √ √ √ L.D F2,45(R3) √ √ √ √ MUL.D F0,F2,F4 √ √ √ √ SUB.D F8,F6,F2 √ √ √ √ DIV.D F10,F0,F6 √ √ √ √ ADD.D F6,F8,F2 √ √ √ √

Instruction status

	Functional unit status										
Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk		
Integer	No										
Mult1	Yes	Mult	F0	F2	F4			No	No		
Mult2	No										
Add	Yes	Add	F6	F8	F2			No	No		
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes		

		Register result status										
	F0	F2	F4	F6	F8	F10	F12		F30			
FU	Mult 1			Add		Divide						

Ctrl Unit – Function Unit Status

	Functional unit status											
Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk			
Integer	Yes	Load	F2	R3				No				
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes			
Mult2	No											
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No			
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes			

Busy — Indicate whether the unit is busy or not.

Op — Operation to perform in the unit (e.g., addr or subtract).

Fi – Destination register.

Fj, Fk – Source-register numbers.

Qj, Qk – Functional units producing source registers Fj, Fk

Rj, Rk – Flags indicating when Fj, Fk are ready and not yet read. Set to No after operands.

+ FU_DONE

Ctrl Unit – Function Unit Status

```
Busy — Indicate whether the unit is busy or not.

Op — Operation to perform in the unit

Fi — Destination register.

Fj, Fk — Source-register numbers.

Qj, Qk — Functional units producing source registers Fj, Fk

Rj, Rk — Flags indicating when Fj, Fk are ready and not yet read.

Set to No after operands.

+ FU_DONE
```

reg[31:0] FUS[1:5];

e.g. FUS[`FU MEM][`SRC1 H:`SRC1 L]

```
// function unit
`define FU BLANK
                    3'd0
`define FU ALU
                    3'd1
`define FU MEM
                    3'd2
`define FU MUL
                    3'd3
`define FU DIV
                    3'd4
`define FU JUMP
                    3'd5
// bits in FUS
`define BUSY
`define OP L
`define OP H
`define DST_L
`define DST H
`define SRC1 L
`define SRC1 H 15
`define SRC2 L 16
`define SRC2 H
                20
`define FU1 L
                21
`define FU1 H
                23
`define FU2 L
                24
`define FU2 H
                26
`define RDY1
`define RDY2
                28
`define FU DONE 29
```

Ctrl Unit – Register Result Status

Indicates which functional unit will write each register, if an active instruction has the register as its destination. This field is set to blank whenever there are no pending instructions that will write that register.

		Register result status											
	FO	F2	F4	F6	F8	F10	F12		F30				
FU	Mult1	Integer			Add	Divide							

```
// records which FU will write corresponding reg at
WB
reg[2:0] RRS[0:31];
```

```
// function unit

define FU_BLANK 3'd0

define FU_ALU 3'd1

define FU_MEM 3'd2

define FU_MUL 3'd3

define FU_DIV 3'd4

define FU_DIV 3'd4
```

ISSUE

Instruction Status ① Instruction Issue Operand Execution Write R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 LD F6 34 R2 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27 R28 R29 R30 R31 F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 F16 F17 F18 F19 F20 F21 F22 F23 F24 F25 F26 F27 F28 F29 F30 F31

Functional Unit ②

Time	Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	true	LD	F6		R2			true	true
	Mult1	false							true	true
	Mult2	false							true	true
	Add	false							true	true
	Divide	false							true	true

```
// IS
                                                            if (RO en) begin
    ISSUE
                                                               // not busy, no WAW, write info to FUS and RRS
                                                               if (|dst)
// normal stall: structural hazard or WAW
                                                                 RRS[dst] <= use FU;
assign normal stall = ...;
assign IS_en = IS_flush | ~normal_stall & ~ctrl_stall;
                                                               FUS[use FU][`BUSY] <= 1'b1;</pre>
assign RO_en = ~IS_flush & ~normal_stall & ~ctrl_stall;
                                                               FUS[use FU][`OP H:`OP L] <= ...</pre>
always @ (posedge clk or posedge rst) begin
                                                               FUS[use_FU][`DST H:`DST L] <= ...</pre>
   if (rst) begin
                                                               FUS[use FU][`SRC1 H:`SRC1 L] <= ...</pre>
       ctrl stall <= 0;
   end
                                                               FUS[use FU][`SRC2 H:`SRC2 L] <= ...
   else begin
                                                               FUS[use FU][`FU1 H:`FU1 L] <= ...
       // IS
       if (RO en & (use FU == `FU JUMP)) begin
                                                               FUS[use FU][`FU2 H:`FU2 L] <= ...</pre>
           ctrl stall <= 1:
                                                               FUS[use FU][`RDY1] <= ...
       end
       else if (JUMP done) begin
                                                               FUS[use_FU][`RDY2] <= ...</pre>
           ctrl stall <= 0:
                                                               FUS[use FU][`FU DONE] <= ...</pre>
       end
   end
end
                                                               IMM[use FU] <= imm;</pre>
                                                               PCR[use_FU] <= PC;</pre>
                                                            end
```

Read Operands

```
// JUMP
if (FUS[`FU_JUMP][`RDY1] & FUS[`FU_JUMP][`RDY2])
                                                               // ALU
begin
  ALU en = 1'b0;
                                                               // MEM
  MEM en = 1'b0;
  MUL en = 1'b0;
                                                               // MUL
  DIV_en = 1'b0;
  JUMP en = 1'b1;
                                                               // DIV
  JUMP op = FUS[`FU JUMP][`OP H:`OP L];
  rs1 ctrl = FUS[`FU JUMP][`SRC1 H:`SRC1 L];
  rs2_ctrl = FUS[`FU_JUMP][`SRC2_H:`SRC2_L];
  PC ctrl = PCR[`FU JUMP];
  imm ctrl = IMM[`FU JUMP];
end
```

Read Operands

```
// RO
if (FUS[`FU_JUMP][`RDY1] & FUS[`FU_JUMP][`RDY2]) begin
   // JUMP
   FUS[`FU JUMP][`RDY1] <= 1'b0;</pre>
   FUS[`FU JUMP][`RDY2] <= 1'b0;</pre>
end
else if (...) begin
                                 //fill sth. here.
   // ALU
                                //fill sth. here.
   . . .
end
else if (..) begin
                                //fill sth. here.
   // MEM
                                //fill sth. here.
   . . .
end
else if (...) begin
                                  //fill sth. here.
   // MUL
                                //fill sth. here.
   . . .
end
else if (...) begin
                                //fill sth. here.
   // DIV
                                 //fill sth. here.
end
```

Execute

```
// EX
FUS[`FU_ALU][`FU_DONE] <= ... //fill sth. here
... //fill sth. here</pre>
```

Write Back

```
// WB
// WB
always a (*) begin
   write_sel = 0;
   reg_write = 0;
   rd ctrl = 0;
                                                          end
   if (FUS[`FU JUMP][`FU DONE] & JUMP WAR) begin
                                                          // ALU
       write sel = 3'd4;
                                                             . . . ;
       reg write = 1'b1;
                                                          // MEM
       rd ctrl = FUS[`FU JUMP][`DST H:`DST L];
                                                             . . . ;
   end
                                                          // MUL
   else if (FUS[`FU ALU][`FU DONE] & ALU WAR) begin
                                                             . . . ;
       write sel = 3'd0;
                                                          // DIV
       reg write = 1'b1;
                                                             . . . ;
       rd ctrl = FUS[`FU_ALU][`DST_H:`DST_L];
   end
end
```

```
if (FUS[`FU JUMP][`FU DONE] & JUMP WAR) begin
   FUS[`FU JUMP] <= 32'b0;</pre>
   RRS[FUS[`FU JUMP][`DST H:`DST L]] <= 3'b0;</pre>
   // ensure RAW
                   //fill sth. here
                   //fill sth. here
                   //fill sth. here
                   //fill sth. here
```


R 0

NO.	Instruction	Addr.	Label	ASM	Comment
0	00000013	0	start:	addi x0, x0, 0	
1	00402103	4		lw x2, 4(x0)	
2	00802203	8		lw x4, 8(x0)	Structural Hazard
3	004100b3	С		add x1, x2, x4	
4	fff08093	10		addi x1, x1, -1	WAW
5	00c02283	14		lw x5, 12(x0)	
6	01002303	18		lw x6, 16(x0)	
7	01402383	1C		lw x7, 20(x0)	
8	402200b3	20		sub x1,x4,x2	
9	ffd50093	24		addi x1,x10,-3	
10	00520c63	28		beq x4,x5,label0	
11	00420a63	2C		beq x4,x4,label0	
12	00000013	30		addi x0,x0,0	
13	00000013	34		addi x0,x0,0	
14	00000013	38		addi x0,x0,0	


R O M

NO.	Instruction	Addr.	Label	ASM	Comment
15	00000013	3C		addi x0,x0,0	
16	000040b7	40	label0:	lui x1,4	
17	00c000ef	44		jal x1,12	
18	00000013	48		addi x0,x0,0	
19	00000013	4C		addi x0,x0,0	
20	ffff0097	50		auipc x1, 0xffff0	
21	0223c433	54		div x8, x7, x2	
22	025204b3	58		mul x9, x4, x5	St. Ha./RAW/WAW
23	022404b3	5C		mul x9, x8, x2	WAR
24	00400113	60		addi x2, x0, 4	
25	000000e7	64		jalr x1,0(x0)	
26	00000013	68		addi x0,x0,0	
27	00000013	6C		addi x0,x0,0	


	NO.	Data	Addr.	NO.	Instruction	Addr.
-	0	000080BF	0	16	00000000	40
${f R}$	1	00000008	4	17	00000000	44
A	2	00000010	8	18	0000000	48
	3	00000014	С	19	00000000	4C
M	4	FFFF0000	10	20	A3000000	50
	5	0FFF0000	14	21	27000000	54
	6	FF000F0F	18	22	79000000	58
	7	F0F0F0F0	1C	23	15100000	5C
	8	00000000	20	24	0000000	60
	9	00000000	24	25	0000000	64
	10	00000000	28	26	0000000	68
	11	00000000	2C	27	00000000	6C
	12	00000000	30	28	0000000	70
	13	00000000	34	29	0000000	74
	14	00000000	38	30	00000000	78
	15	00000000	3C	31	00000000	7C




















References

- https://dl.acm.org/doi/pdf/10.1145/3369383
- https://zhuanlan.zhihu.com/p/496078836
- https://jasonren0403.github.io/scoreboard/