

Arch Lab5

Dynamically Scheduled Pipelines using Scoreboarding


Tasks

- Redesign the pipelines with IF/ID/FU/WB stages and FU stage supporting multicycle operations.
- Redesign of CPU Controller.

Overview

- Architecture Overview
- Control Unit
- Function Unit
- Pipelines resolving Data Hazards
- Pipelines resolving Control Hazards

Architecture Overview






Architecture Overview – IF

```
// IF
REG32
REG_PC(.clk(debug_clk),.rst(rst),.CE(reg_IF_EN),.D(next_PC_IF),.Q(PC_IF));
add_32 add_IF(.a(PC_IF),.b(32'd4),.c(PC_4_IF));


MUX2T1_32
mux_IF(.I0(PC_4_IF),.I1(PC_jump_FU),.s(branch_ctrl),.o(next_PC_IF));

ROM_D inst_rom(.a(PC_IF[8:2]),.spo(inst_IF));
```



Architecture Overview – ID

```
//Issue
REG_ID reg_ID(.clk(debug_clk),.rst(rst),.EN(reg_ID_EN),
    .flush(reg ID flush),.PCOUT(PC IF),.IR(inst IF),
    .IR ID(inst ID),.PCurrent ID(PC ID),.valid(valid ID));
CtrlUnit ctrl...
ImmGen imm gen(.ImmSel(ImmSel ctrl),.inst field(inst ID),.Imm out(Imm out ID));
Regs register(.clk(debug clk),.rst(rst),
    .R addr A(inst ID[19:15]), .rdata A(rs1 data ID),
    .R_addr_B(inst_ID[24:20]),.rdata_B(rs2_data_ID),
    .L S(RegWrite ctrl),.Wt addr(rd ctrl),.Wt data(wt data WB),
    .Debug_addr(debug_addr[4:0]),.Debug_regs(debug_regs));
MUX2T1 32 mux imm ALU ID A(.I0(rs1 data ID),.I1(PC ID),.s(ALUSrcA ctrl),.o(ALUA ID));
```




ID

MUX2T1_32 mux_imm_ALU_ID_B(.I0(rs2_data_ID),.I1(Imm_out_ID),.s(ALUSrcB_ctrl),.o(ALUB_ID));

Architecture Overview – FU

```
// FU
FU_ALU alu(...);
FU_mem mem(...);
FU_mul mu(...);
FU_div du(...);
FU_jump ju(...);
```

Ctrl Unit





```
Architecture Overview – WB
// WB
REG32 reg_WB_ALU(.clk(debug_clk),.rst(rst),.CE(FU_ALU_finish),.D(ALUout FU),.Q(ALUout WB));
RFG32
reg_WB_mem(.clk(debug_clk),.rst(rst),.CE(FU_mem_finish),.D(mem_data_FU),.Q(mem_data_WB));
REG32 reg WB mul(.clk(debug clk),.rst(rst),.CE(FU mul finish),.D(mulres FU),.Q(mulres WB));
REG32 reg WB div(.clk(debug clk),.rst(rst),.CE(FU div finish),.D(divres FU),.Q(divres WB));
REG32 reg WB jump(.clk(debug clk),.rst(rst),.CE(FU jump finish),.D(PC wb FU),.Q(PC wb WB));
MUX8T1 32
mux_DtR(.s(DatatoReg_ctrl),.I0(32'd0),.I1(ALUout_WB),.I2(mem_data_WB),.I3(mulres_WB),
    .I4(divres WB),.I5(PC wb WB),.I6(32'd0),.I7(32'd0),.o(wt_data_WB));
```

WB

Control Unit

```
output reg_IF_en, branch_ctrl,
                                     // ID
                                      output reg ID en, reg ID flush,
                                     output[2:0] ImmSel,
module CtrlUnit(
                                      output ALU_en, MEM_en, MUL_en, DIV_en, JUMP_en,
    input clk,
    input rst,
                                     // FU
                                     output[3:0] JUMP_op,
    input[31:0] inst,
                                     output[3:0] ALU_op,
    input valid ID,
                                      output ALUSrcA,
                                      output ALUSrcB,
    input ALU_done,
                                     output MEM_we,
    input MEM_done,
    input MUL done,
                                     // WB
    input DIV done,
                                     output reg[2:0] write sel,
    input JUMP_done,
                                     output reg[4:0] rd_ctrl,
    input cmp res FU,
                                     output reg reg write
```

// IF

Function Unit – ALU

```
module FU ALU(
                                            reg[3:0] Control;
    input clk, EN,
                                            reg[31:0] A, B;
    input[3:0] ALUControl,
    input[31:0] ALUA, ALUB,
                                            always@(posedge clk) begin
    output[31:0] res,
                                                if(EN & ~state) begin // state == 0
    output zero, overflow,
                                                    A <= ...;
    output finish
                                                    B <= ...;
                                                    Control <= ...;</pre>
                                                    state <= 1;
    reg state;
                                                end
    assign finish = state == 1'b1;
                                                else state <= 0;</pre>
    initial begin
                                            end
        state = 0;
    end
```

Function Unit – MUL

```
module FU mul(
    input clk, EN,
    input[31:0] A, B,
    output[31:0] res,
    output finish
    reg[6:0] state;
    assign finish = state[0] == 1'b1;
    initial begin
        state = 0;
    end
    reg[31:0] A reg, B reg;
```

```
always@(posedge clk) begin
        if(EN & ~ state) begin
            A_reg ...
            B_reg ...
            state ...
        end
        else state <= {1'b0, state[6:1]};
    end
    wire[63:0] mulres;
    multiplier
mul(.CLK(clk),.A(A reg),.B(B reg),.P(mulres));
    assign res = mulres[31:0];
endmodule
```

```
B reg ...
Function Unit – DIV
                                                         A valid ...
                                                         B valid ...
module FU div(
                                                          state ...
    input clk, EN,
                                                     end
    input[31:0] A, B,
                                                     else if(res_valid) begin
    output[31:0] res,
                                                         A valid ...
    output finish
                                                         B valid ...
                                                          state ...
                                                     end
    wire res valid;
                                                 end
    wire[63:0] divres;
    reg state;
                                                 divider div(.aclk(clk),
    assign finish = res_valid & state;
                                                      .s_axis_dividend_tvalid(A_valid),
    initial begin
                                                      .s axis dividend tdata(A reg),
        state = 0;
                                                      .s axis divisor tvalid(B valid),
    end
                                                      .s_axis_divisor_tdata(B_reg),
                                                      .m_axis_dout_tvalid(res_valid),
    reg A_valid, B_valid;
                                                      .m axis dout tdata(divres)
    reg[31:0] A reg, B reg;
                                                 );
                                                 assign res = divres[63:32];
```

endmodule

always@(posedge clk) begin

A_reg ...

if(EN & ~state) begin // state == 0

Function Unit – JUMP

```
module FU jump(
    input clk, EN, JALR,
    input[2:0] cmp_ctrl,
    input[31:0] rs1_data, rs2_data, imm,
PC,
    output[31:0] PC jump, PC wb,
    output cmp res, finish
);
                                                     end
    reg state:
    assign finish = state == 1'b1;
    initial begin
        state = 0;
    end
    reg JALR_reg;
    reg[2:0] cmp_ctrl_reg;
```

reg[31:0] rs1 data reg, rs2 data reg,

imm reg, PC reg;


```
always@(posedge clk) begin
        if(EN & ~state) begin // state == 0
            JALR reg ...
            cmp_ctrl_reg ...
            rs1 data reg ...
            rs2 data reg ...
            imm_reg ...
            PC_reg ...
            state ...
        end
        else state ...
    cmp 32 cmp ...
    add 32 a...
    add 32 b...
endmodule
```

Function Unit - MEM

```
module FU mem(
    input clk, EN, mem w,
    input[2:0] bhw,
    input[31:0] rs1_data, rs2_data, imm,
    output[31:0] mem_data,
    output finish
);
    reg[1:0] state;
    assign finish = state[0] == 1'b1;
    initial begin
        state = 0;
    end
    reg mem_w_reg;
    reg[2:0] bhw_reg;
    reg[31:0] rs1_data_reg, rs2_data_reg,
imm reg;
```


```
always@(posedge clk) begin
        if(EN & ~|state) begin
            mem_w_reg ...
            bhw reg ...
            rs1 data reg ...
            rs2_data_reg ...
            imm_reg ...
            state ...
        end
        else state ...
   end
   wire[31:0] addr;
    add 32 add...
   RAM B
ram(.clka(clk),.addra(addr),.dina(rs2 data reg),
.wea(mem w reg),
        .douta(mem_data),.mem_u_b_h_w(bhw_reg));
endmodule
```

Pipelines resolving Data Hazards



Pipelines resolving Control Hazards

Predict-not-taken
Condition and Addr. Calculation in FU




R O M

NO.	Instruction	Addr.	Label	ASM	Comment
0	00000013	0	start:	addi x0, x0, 0	
1	00402103	4		lw x2, 4(x0)	
2	00802203	8		lw x4, 8(x0)	
3	004100b3	С		add x1, x2, x4	
4	fff08093	10		addi x1, x1, -1	
5	00c02283	14		lw x5, 12(x0)	
6	01002303	18		lw x6, 16(x0)	
7	01402383	1C		lw x7, 20(x0)	
8	402200b3	20		sub x1,x4,x2	
9	ffd50093	24		addi x1,x10,-3	
10	00520c63	28		beq x4,x5,label0	
11	00420a63	2C		beq x4,x4,label0	
12	00000013	30		addi x0,x0,0	
13	00000013	34		addi x0,x0,0	
14	00000013	38		addi x0,x0,0	


R O M

NO.	Instruction	Addr.	Label	ASM	Comment
15	00000013	3C		addi x0,x0,0	
16	000040b7	40	label0:	lui x1,4	
17	00c000ef	44		jal x1,12	
18	00000013	48		addi x0,x0,0	
19	00000013	4C		addi x0,x0,0	
20	00000013	50		addi x0,x0,0	
21	00000013	54		addi x0,x0,0	
22	ffff0097	58		auipc x1, 0xffff0	
23	0223c433	5C		div x8, x7, x2	
24	025204b3	60		mul x9, x4, x5	
25	022404b3	64		mul x9, x8, x2	
26	00400113	68		addi x2, x0, 4	
27	000000e7	6C		jalr x1,0(x0)	

	NO.	Data	Addr.	NO.	Instruction	Addr.
-	0	000080BF	0	16	00000000	40
${f R}$	1	00000008	4	17	00000000	44
A	2	00000010	8	18	0000000	48
	3	00000014	С	19	00000000	4C
M	4	FFFF0000	10	20	A3000000	50
	5	0FFF0000	14	21	27000000	54
	6	FF000F0F	18	22	79000000	58
	7	F0F0F0F0	1C	23	15100000	5C
	8	00000000	20	24	0000000	60
	9	00000000	24	25	0000000	64
	10	00000000	28	26	0000000	68
	11	00000000	2C	27	00000000	6C
	12	00000000	30	28	0000000	70
	13	00000000	34	29	0000000	74
	14	00000000	38	30	00000000	78
	15	00000000	3C	31	00000000	7C







¼ FU_ALU_finish

1& FU_mem_finish
1& FU_mul_finish
1& FU_div_finish
1& FU_jump_finish

0

0

Name	Value	 100.000 ns	102.000 ns	104.000 ns	106.000 ns	108.000 ns	110.000 ns	112.000 ns	114.000 ns	116.000 ns	118.000 ns	120.000 ns	122.000 ns	124.000 ns	126.000 ns	128.000 ns	130.000 ns	132.000 ns
¼ clk	0																	
™ FU_ALU_EN	0																	
16 FU_mem_EN	0																	
18 FU_mul_EN	0																	
16 FU_div_EN	0																	
¼ FU_jump_EN	0																	
1 to_writeback	1																	
¼ RegWrite_ctrl	0																	
le branch_ctrl	0																	
> • ImmSel_ctrl[2:0]	0									0								
> W DatatoReg_ctrl[2:0]	4									4								
> WALUControl_ctrl[3:0]	0									0								
> ₩ Jump_ctrl[3:0]	0									0								
> W rd_ctrl[4:0]	08									08								
> W PC_IF[31:0]	0000064									00000064								
> Winst_IF[31:0]	022404b3									022404Ь3								· · · · ·
> ₩ PC_ID[31:0]	0000060									00000060								
> • inst_ID[31:0]	025204b3									025204Ь3								
¼ reg_IF_EN	0																	
16 reg_ID_EN	0																	
□ ALUSrcA_ctrl	0																	
1 ALUSrcB_ctrl	0																	
1 valid_ID	1																	
₩ rst	0																	
> Wt_data[31:0]	01ffe000									00000000								
₩ FU_in_use	1																	
la reg_ID_flush	0																	
18 mem_w_ctrl	0																	

Name	Value	132.000 ns	134.000 ns	136.000 ns	138.000 ns	140.000 ns	142.000 ns	144.000 ns	146.000 ns	148.000 ns	150.000 ns	152.000 ns	154.000 ns	156.000 ns	158.000 ns	160.000 ns	162.000 ns	164.000 ns	166.00
¼ clk	0															lext F	ILEN		
18 FU_ALU_EN	0															CALI	Y LIV		
18 FU_mem_EN	0																		
18 FU_mul_EN	0																		
18 FU_div_EN	0																		
18 FU_jump_EN	0																		
<pre>to_writeback</pre>	1														1000				
RegWrite_ctrl	0														WE				
la branch_ctrl	0																		
> W ImmSel_ctrl[2:0]	0									0									
> W DatatoReg_ctrl[2:0]	4								4								X	3	
> W ALUControl_ctrl[3:0]	0									0									
> W Jump_ctrl[3:0]	0									0									
> • rd_ctrl[4:0]	08								08								X	09	
> W PC_IF[31:0]	00000064								00000064								X	00000068	
> w inst_IF[31:0]	022404b3								022404Ь3								X	00400113	
> • PC_ID[31:0]	00000060								00000060								X	00000064	
> w inst_ID[31:0]	025204b3								025204ь3								X	022404Ь3	
¼ reg_IF_EN	0																		
¼ reg_ID_EN	0																		
¼ ALUSrcA_ctrl	0																		
¼ ALUSrcB_ctrl	0																		
¹⊌ valid_ID	1																		
¼ rst	0																		
> W Wt_data[31:0]	01ffe000							0	0000000							01f	fe000	00000000	
↓ FU_in_use	1																		
¼ reg_ID_flush	0																		
1 mem_w_ctrl	0																		
¼ FU_ALU_finish	0																		
1⊌ FU_mem_finish	0																		
18 FU_mul_finish	0																		
18 FU_div_finish	0																		
I FU_jump_finish	0																		

		•																	
Name	Value		166.000 ns	168.000 ns	170.000 ns	172.000 ns	174.000 ns	176.000 ns	178.000 ns	180.000 ns	182.000 ns	184.000 ns	186.000 ns	188.000 ns	190.000 ns	192.000 ns	194.000 n	196.000 ns	198.000 ns
1₽ clk	0																		
18 FU_ALU_EN	0																		
16 FU_mem_EN	0																		
18 FU_mul_EN	0																		
18 FU_div_EN	0																		
1 FU_jump_EN	0																		
to_writeback	1																		
l⊌ RegWrite_ctrl	0																		
branch_ctrl	0																		
> W ImmSel_ctrl[2:0]	0								X					1					X
> W DatatoReg_ctrl[2:0]	4									3							Х	1	5
> W ALUControl_ctrl[3:0]	0					Ö							1					0	X
> ■ Jump_ctrl[3:0]	0									o							X	8	X
> ⊌ rd_ctrl[4:0]	08									09							X	02	01
> • PC_IF[31:0]	0000064				0000	8900							0000006с					00000070	000.
> w inst_IF[31:0]	022404b3				0040	0113			X				000000e7					XXXXX	xxx
> W PC_ID[31:0]	00000060				0000	0064							00000068					0000006с	000.
> w inst_ID[31:0]	025204b3				0224	04Ь3							00400113					000000e7	xxx.
¼ reg_IF_EN	0																		
¼ reg_ID_EN	0																		
¼ ALUSrcA_ctrl	0																		
1 ALUSrcB_ctrl	0																		
16 valid_ID	1																		
¼ rst	0																		
> Wt_data[31:0]	01ffe000				00000000							00000140				Off	f0000 f	fff0058 000	000004 000.
FU_in_use	1																		
¼ reg_ID_flush	0																		
18 mem_w_ctrl	0																		
1 FU_ALU_finish	0																		
18 FU_mem_finish	0																		
18 FU_mul_finish	0																		
18 FU_div_finish	0																		
I FU_jump_finish	0																		

