

RISC-V 向量指令扩展 (V扩展及RV23额外向量扩展) 运算指令编码与功能整理表  
作者: 陈修壮, 李潇宇 山东大学集成电路学院&山东大学智能创新研究院 2025/12/05

extension	class	group	inst	func6	vm	op2_bit	op1_bit	func3_seg	dst_seg	opcode	function	note
V	Vector Integer Arithmetic Instructions	Vector Single-Width Integer Add and Subtract	vadd.vv vd, vs2, vs1, vm	000000	vm	vs2	vsl	000	vd	1010111	vd[i] = vs2[i] + vs1[i]	
V			vadd.vx vd, vs2, rs1, vm	000000	vm	vs2	rsl	100	vd	1010111	vd[i] = vs2[i] + x[rs1]	
V			vadd.vi vd, vs2, imm, vm	000000	vm	vs2	simm5	011	vd	1010111	vd[i] = imm5 + vs2[i]	
V			vsub.vv vd, vs2, vs1, vm	000010	vm	vs2	vsl	000	vd	1010111	vd[i] = vs2[i] - vs1[i]	
V			vsub.vx vd, vs2, rs1, vm	000010	vm	vs2	rsl	100	vd	1010111	vd[i] = vs2[i] - x[rs1]	
V			vsub.vx vd, vs2, rs1, vm	000011	vm	vs2	rsl	100	vd	1010111	vd[i] = x[rs1] - vs2[i]	
V			vsub.vi vd, vs2, imm, vm	000011	vm	vs2	simm5	011	vd	1010111	vd[i] = imm5 - vs2[i]	
V			vwaddu.vv vd, vs2, vs1, vm	110000	vm	vs2	vsl	010	vd	1010111	SEW位宽的vs2的元素跟SEW位宽的vs1进行无符号加法, 2*SEW位宽的结果存入vd	
V			vwaddu.vx vd, vs2, rs1, vm	110000	vm	vs2	rsl	110	vd	1010111	SEW位宽的vs2的元素跟SEW位宽的x[rs1]进行无符号加法, 2*SEW位宽的结果存入vd	
V			vwsbu.vv vd, vs2, vs1, vm	110010	vm	vs2	vsl	010	vd	1010111	SEW位宽的vs2的元素跟SEW位宽的vs1进行无符号减法, 2*SEW位宽的结果存入vd	
V			vwsbu.vx vd, vs2, rs1, vm	110010	vm	vs2	rsl	110	vd	1010111	SEW位宽的vs2的元素跟SEW位宽的x[rs1]进行无符号减法, 2*SEW位宽的结果存入vd	
V	Vector Widening Integer Add/Subtract	Vector Widening Integer Add/Subtract	vwadd.vv vd, vs2, vs1, vm	110001	vm	vs2	vsl	010	vd	1010111	SEW位宽的vs2的元素跟SEW位宽的vs1进行有符号加法, 2*SEW位宽的结果存入vd	
V			vwadd.vx vd, vs2, rs1, vm	110001	vm	vs2	rsl	110	vd	1010111	SEW位宽的vs2的元素跟SEW位宽的x[rs1]进行有符号加法, 2*SEW位宽的结果存入vd	
V			vwsbu.vv vd, vs2, vs1, vm	110011	vm	vs2	vsl	010	vd	1010111	SEW位宽的vs2的元素跟SEW位宽的vs1进行有符号减法, 2*SEW位宽的结果存入vd	
V			vwsbu.vx vd, vs2, rs1, vm	110011	vm	vs2	rsl	110	vd	1010111	SEW位宽的vs2的元素跟SEW位宽的x[rs1]进行有符号减法, 2*SEW位宽的结果存入vd	
V			vwadd.wv vd, vs2, vs1, vm	110100	vm	vs2	vsl	010	vd	1010111	2*SEW位宽的vs2的元素跟SEW位宽的vs1进行无符号加, 2*SEW位宽的结果存入vd	
V			vwadd.wx vd, vs2, rs1, vm	110100	vm	vs2	rsl	110	vd	1010111	2*SEW位宽的vs2的元素跟SEW位宽的x[rs1]进行无符号加, 2*SEW位宽的结果存入vd	
V			vwsbu.wv vd, vs2, vs1, vm	110110	vm	vs2	vsl	010	vd	1010111	2*SEW位宽的vs2的元素跟SEW位宽的vs1进行无符号减法, 2*SEW位宽的结果存入vd	
V			vwsbu.wx vd, vs2, rs1, vm	110110	vm	vs2	rsl	110	vd	1010111	2*SEW位宽的vs2的元素跟SEW位宽的x[rs1]进行无符号减法, 2*SEW位宽的结果存入vd	
V			vwadd.wv vd, vs2, vs1, vm	110101	vm	vs2	vsl	010	vd	1010111	2*SEW位宽的vs2的元素跟SEW位宽的vs1进行有符号加, 2*SEW位宽的结果存入vd	
V			vwadd.wx vd, vs2, rs1, vm	110101	vm	vs2	rsl	110	vd	1010111	2*SEW位宽的vs2的元素跟SEW位宽的x[rs1]进行有符号加, 2*SEW位宽的结果存入vd	
V			vwsbu.wv vd, vs2, vs1, vm	110111	vm	vs2	vsl	010	vd	1010111	2*SEW位宽的vs2的元素跟SEW位宽的vs1进行有符号减法, 2*SEW位宽的结果存入vd	
V			vwsbu.wx vd, vs2, rs1, vm	110111	vm	vs2	rsl	110	vd	1010111	2*SEW位宽的vs2的元素跟SEW位宽的x[rs1]进行有符号减法, 2*SEW位宽的结果存入vd	
V	Vector Integer Extension	Vector Integer Extension	vzext.vf2 vd, vs2, vm	010010	vm	vs2	00110	010	vd	1010111	Zero-extend SEW/2 source to SEW destination	
V			vsext.vf2 vd, vs2, vm	010010	vm	vs2	00111	010	vd	1010111	Sign-extend SEW/2 source to SEW destination	
V			vzext.vf4 vd, vs2, vm	010010	vm	vs2	00100	010	vd	1010111	Zero-extend SEW/4 source to SEW destination	
V			vsext.vf4 vd, vs2, vm	010010	vm	vs2	00101	010	vd	1010111	Sign-extend SEW/4 source to SEW destination	
V			vzext.vf8 vd, vs2, vm	010010	vm	vs2	00010	010	vd	1010111	Zero-extend SEW/8 source to SEW destination	
V			vsext.vf8 vd, vs2, vm	010010	vm	vs2	00011	010	vd	1010111	Sign-extend SEW/8 source to SEW destination	
V			vadc.vv vd, vs2, vs1, v0	010000	0	vs2	vsl	000	vd	1010111	vd[i] = vs2[i] + vs1[i] + v0.mask[i]	Produce sum with carry.
V			vadc.vxm vd, vs2, rs1, v0	010000	0	vs2	rsl	100	vd	1010111	vd[i] = vs2[i] + x[rs1] + v0.mask[i]	Produce sum with carry.
V	Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions	Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions	vadc.vim vd, vs2, imm, v0	010000	0	vs2	simm5	011	vd	1010111	vd[i] = vs2[i] + imm + v0.mask[i]	Produce sum with carry.
V			vmadc.vvm vd, vs2, vs1, v0	010001	0	vs2	vsl	000	vd	1010111	vd.mask[i] = carry_out(vs2[i] + vs1[i] + v0.mask[i])	Produce carry out in mask register format
V			vmadc.vxm vd, vs2, rs1, v0	010001	0	vs2	rsl	100	vd	1010111	vd.mask[i] = carry_out(vs2[i] + x[rs1] + v0.mask[i])	Produce carry out in mask register format
V			vmadc.vim vd, vs2, imm, v0	010001	0	vs2	simm5	011	vd	1010111	vd.mask[i] = carry_out(vs2[i] + imm + v0.mask[i])	Produce carry out in mask register format
V			vmadc.vv vd, vs2, vs1	010001	1	vs2	vsl	000	vd	1010111	vd.mask[i] = carry_out(vs2[i] + vs1[i]), no carry-in	Produce carry out in mask register format
V			vmadc.vx vd, vs2, rs1	010001	1	vs2	rsl	100	vd	1010111	vd.mask[i] = carry_out(vs2[i] + x[rs1]), no carry-in	Produce carry out in mask register format
V			vmadc.vi vd, vs2, imm	010001	1	vs2	simm5	011	vd	1010111	vd.mask[i] = carry_out(vs2[i] + imm), no carry-in	Produce carry out in mask register format
V			vsbc.vvm vd, vs2, vs1, v0	010010	0	vs2	vsl	000	vd	1010111	vd[i] = vs2[i] - vs1[i] - v0.mask[i]	Produce difference with borrow.
V			vsbc.vxm vd, vs2, rs1, v0	010010	0	vs2	rsl	100	vd	1010111	vd[i] = vs2[i] - x[rs1] - v0.mask[i]	Produce difference with borrow.
V			vmsbc.vvm vd, vs2, vs1, v0	010011	0	vs2	vsl	000	vd	1010111	vd.mask[i] = borrow_out(vs2[i] - vs1[i] - v0.mask[i])	Produce borrow out in mask register format
V			vmsbc.vxm vd, vs2, rs1, v0	010011	0	vs2	rsl	100	vd	1010111	vd.mask[i] = borrow_out(vs2[i] - x[rs1] - v0.mask[i])	Produce borrow out in mask register format
V	Vector Bitwise Logical Instructions	Vector Bitwise Logical Instructions	vor.vv vd, vs2, vs1, vm	001001	vm	vs2	vsl	000	vd	1010111	vd[i] = vs2[i] and vs1[i]	
V			vand.vv vd, vs2, rs1, vm	001001	vm	vs2	rsl	100	vd	1010111	vd[i] = vs2[i] and x[rs1]	
V			vand.vi vd, vs2, imm, vm	001001	vm	vs2	imm[4:0]	011	vd	1010111	vd[i] = vs2[i] and imm	
V			vor.vv vd, vs2, vs1, vm	001010	vm	vs2	vsl	000	vd	1010111	vd[i] = vs2[i] or vs1[i]	
V			vor.vx vd, vs2, rs1, vm	001010	vm	vs2	rsl	100	vd	1010111	vd[i] = vs2[i] or x[rs1]	
V			vor.vi vd, vs2, imm, vm	001010	vm	vs2	imm[4:0]	011	vd	1010111	vd[i] = vs2[i] or imm	
V			vxor.vv vd, vs2, vs1, vm	001011	vm	vs2	vsl	000	vd	1010111	vd[i] = vs2[i] xor vs1[i]	
V			vxor.vx vd, vs2, rs1, vm	001011	vm	vs2	rsl	100	vd	1010111	vd[i] = vs2[i] xor x[rs1]	
V	Vector Single-Width Shift Instructions	Vector Single-Width Shift Instructions	vxor.vi vd, vs2, imm, vm	001011	vm	vs2	imm[4:0]	011	vd	1010111	vd[i] = vs2[i] xor imm	
V			vsll.vv vd, vs2, vs1, vm	100101	vm	vs2	vsl	000	vd	1010111	Vector-vector, logical shift left	
V			vsll.vx vd, vs2, rs1, vm	100101	vm	vs2	rsl	100	vd	1010111	vector-scalar, logical shift left	
V			vsll.vi vd, vs2, uimm, vm	100101	vm	vs2	zimm5	011	vd	1010111	vector-immediate, logical shift left	
V			vsrl.vv vd, vs2, vs1, vm	101000	vm	vs2</td						

V		Right Shift Instructions	vnsra.wv vd, vs2, vs1, vm	101101	vm	vs2	vs1	000	vd	1010111	将2*SEW位宽的vs2中的数据, 向右移vs1中对应元素的量(只取低log2(2*SEW)位), 高位使用符号位填充, 得到的SEW位宽的结果存入到vd	
V			vnsra.wx vd, vs2, rs1, vm	101101	vm	vs2	rs1	100	vd	1010111	将2*SEW位宽的vs2中的数据, 向右移x[rs1]中对应元素的量(只取低log2(2*SEW)位), 高位使用符号位填充, 得到的SEW位宽的结果存入到vd	
V			vnsra.wi vd, vs2, uimm, vm	101101	vm	vs2	zimm5	011	vd	1010111	将2*SEW位宽的vs2中的数据, 向右移立即数中对应元素的量(只取低log2(2*SEW)位), 高位使用符号位填充, 得到的SEW位宽的结果存入到vd	
V												
V												
V			vmseq.vv vd, vs2, vs1, vm	011000	vm	vs2	vs1	000	vd	1010111	res = vs2 == vs1	
V			vmseq.vx vd, vs2, rs1, vm	011000	vm	vs2	rs1	100	vd	1010111	res = rs1 == vs2	
V			vmseq.vi vd, vs2, imm, vm	011000	vm	vs2	simm	011	vd	1010111	res = imm == vs2	
V			vmsne.vv vd, vs2, vs1, vm	011001	vm	vs2	vs1	000	vd	1010111	res = vs2 != vs1	
V			vmsne.vx vd, vs2, rs1, vm	011001	vm	vs2	rs1	100	vd	1010111	res = vs2 != rs1	
V			vmsne.vi vd, vs2, imm, vm	011001	vm	vs2	simm	011	vd	1010111	res = vs2 != imm	
V			vmsltu.vv vd, vs2, vs1, vm	011010	vm	vs2	vs1	000	vd	1010111	res = vs2 < vs1 (无符号)	
V			vmsltu.vx vd, vs2, rs1, vm	011010	vm	vs2	rs1	100	vd	1010111	res = vs2 < rs1 (无符号)	
V			vmsltu.vv vd, vs2, vs1, vm	011011	vm	vs2	vs1	000	vd	1010111	res = vs2 < vs1	
V		Vector Integer Compare Instructions	vmslt.vx vd, vs2, rs1, vm	011011	vm	vs2	rs1	100	vd	1010111	res = vs2 < rs1	
V			vmsleu.vv vd, vs2, vs1, vm	011100	vm	vs2	vs1	000	vd	1010111	res = vs2 <= vs1 (无符号)	
V			vmsleu.vx vd, vs2, rs1, vm	011100	vm	vs2	rs1	100	vd	1010111	res = vs2 <= rs1 (无符号)	
V			vmsleu.vi vd, vs2, imm, vm	011100	vm	vs2	simm	011	vd	1010111	res = vs2 <= 符号扩展的立即数	
V			vmsle.vv vd, vs2, vs1, vm	011101	vm	vs2	vs1	000	vd	1010111	res = vs2 <= vs1	
V			vmsle.vx vd, vs2, rs1, vm	011101	vm	vs2	rs1	100	vd	1010111	res = vs2 <= rs1	
V			vmsle.vi vd, vs2, imm, vm	011101	vm	vs2	simm	011	vd	1010111	res = vs2 <= imm	
V			vmsgtu.vv vd, vs2, rs1, vm	011110	vm	vs2	rs1	100	vd	1010111	res = vs2 > rs1 (无符号)	
V			vmsgtu.vi vd, vs2, imm, vm	011110	vm	vs2	simm	011	vd	1010111	res = vs2 > imm	
V			vmsgt.vv vd, vs2, rs1, vm	011111	vm	vs2	rs1	100	vd	1010111	res = vs2 > rs1	
V			vmsgt.vi vd, vs2, imm, vm	011111	vm	vs2	simm	011	vd	1010111	res = vs2 > imm	
V												
V		Vector Integer Min/Max Instructions	vminu.vv vd, vs2, vs1, vm	000100	vm	vs2	vs1	000	vd	1010111	将vs1、vs2中最小的量写入vd (无符号)	
V			vminu.vx vd, vs2, rs1, vm	000100	vm	vs2	rs1	100	vd	1010111	将rs1、vs2中最小的量写入vd (无符号)	
V			vmin.vv vd, vs2, vs1, vm	000101	vm	vs2	vs1	000	vd	1010111	将vs1、vs2中最小的量写入vd (有符号)	
V			vmin.vx vd, vs2, rs1, vm	000101	vm	vs2	rs1	100	vd	1010111	将rs1、vs2中最小的量写入vd (有符号)	
V			vmaxu.vv vd, vs2, vs1, vm	000110	vm	vs2	vs1	000	vd	1010111	将vs1、vs2中最大的量写入vd (无符号)	
V			vmaxu.vx vd, vs2, rs1, vm	000110	vm	vs2	rs1	100	vd	1010111	将rs1、vs2中最大的量写入vd (无符号)	
V			vmax.vv vd, vs2, vs1, vm	000111	vm	vs2	vs1	000	vd	1010111	将vs1、vs2中最大的量写入vd (有符号)	
V			vmax.vx vd, vs2, rs1, vm	000111	vm	vs2	rs1	100	vd	1010111	将rs1、vs2中最大的量写入vd (有符号)	
V												
V		Vector Single-Width Integer Multiply Instructions	vmul.vv vd, vs2, vs1, vm	100101	vm	vs2	vs1	010	vd	1010111	Signed multiply, returning low bits of product, vs2与vs1	
V			vmul.vx vd, vs2, rs1, vm	100101	vm	vs2	rs1	110	vd	1010111	Signed multiply, returning low bits of product vs2与x[rs1]	
V			vmulh.vv vd, vs2, vs1, vm	100111	vm	vs2	vs1	010	vd	1010111	Signed multiply, returning high bits of product	
V			vmulh.vx vd, vs2, rs1, vm	100111	vm	vs2	rs1	110	vd	1010111	Signed multiply, returning high bits of product	
V			vmulhu.vv vd, vs2, vs1, vm	100100	vm	vs2	vs1	010	vd	1010111	Unsigned multiply, returning high bits of product	
V			vmulhu.vx vd, vs2, rs1, vm	100100	vm	vs2	rs1	110	vd	1010111	Unsigned multiply, returning high bits of product	
V			vmulhsu.vv vd, vs2, vs1, vm	100110	vm	vs2	vs1	010	vd	1010111	Signed(vs2)-Unsigned multiply, returning high bits of product	
V			vmulhsu.vx vd, vs2, rs1, vm	100110	vm	vs2	rs1	110	vd	1010111	Signed(vs2)-Unsigned multiply, returning high bits of product	
V												
V		Vector Integer Divide Instructions	vdivu.vv vd, vs2, vs1, vm	100000	vm	vs2	vs1	010	vd	1010111	vd = vs2 / vs1; 分母为0时vd=-1	
V			vdivu.vx vd, vs2, rs1, vm	100000	vm	vs2	rs1	110	vd	1010111	vd = vs2 / rs1; 分母为0时vd=-1	
V			vdiv.vv vd, vs2, vs1, vm	100001	vm	vs2	vs1	010	vd	1010111	vd = vs2 / vs1; 分母为0时vd=-1; 最小负数除以-1时结果等于vs2	
V			vdiv.vx vd, vs2, rs1, vm	100001	vm	vs2	rs1	110	vd	1010111	vd = vs2 / rs1; 分母为0时vd=-1; 最小负数除以-1时结果等于vs2	
V			vremu.vv vd, vs2, vs1, vm	100010	vm	vs2	vs1	010	vd	1010111	vd = vs2 % vs1; vs1为0时vd=vs2	
V			vremu.vx vd, vs2, rs1, vm	100010	vm	vs2	rs1	110	vd	1010111	vd = vs2 % rs1; rs1=0时vd=vs2	
V			vrem.vv vd, vs2, vs1, vm	100011	vm	vs2	vs1	010	vd	1010111	vd = vs2 % vs1; vs1为0时vd=vs2; 最小负数对-1取余时结果等于0	
V			vrem.vx vd, vs2, rs1, vm	100011	vm	vs2	rs1	110	vd	1010111	vd = vs2 % rs1; rs1=0时vd=vs2; 最小负数对-1取余时结果等于0	
V												
V		Vector Widening Integer Multiply Instructions	vwmul.vv vd, vs2, vs1, vm	111011	vm	vs2	vs1	010	vd	1010111	vs1与vs2有符号乘, 将结果完整的2*SEW位存入vd	
V			vwmul.vx vd, vs2, rs1, vm	111011	vm	vs2	rs1	110	vd	1010111	vs2与x[rs1]有符号乘, 将结果完整的2*SEW位存入vd	
V			vwmulu.vv vd, vs2, vs1, vm	111000	vm	vs2	vs1	010	vd	1010111	vs1与vs2无符号乘, 将结果完整的2*SEW位存入vd	
V			vwmulu.vx vd, vs2, rs1, vm	111000	vm	vs2	rs1	110	vd	1010111	vs2与x[rs1]无符号乘, 将结果完整的2*SEW位存入vd	
V			vwmulsu.vv vd, vs2, vs1, vm	111010	vm	vs2	vs1	010	vd	1010111	vs2(有符号)和vs1(无符号)乘, 将结果完整的2*SEW位存入vd	
V			vwmulsu.vx vd, vs2, rs1, vm	111010	vm	vs2	rs1	110	vd	1010111	vs2(有符号)和x[rs1](无符号)乘, 将结果完整的2*SEW位存入vd	
V												
V		Vector Single-Width Integer Multiply-Add Instructions	vmacc.vv vd, vs1, vs2, vm	101101	vm	vs2	vs1	010	vd	1010111	vd[i] = +(vs1[i] * vs2[i]) + vd[i]	Integer multiply-add, overwrite addend
V			vmacc.vx vd, rs1, vs2, vm	101101	vm	vs2	rs1	110	vd	1010111	vd[i] = +(x[rs1] * vs2[i]) + vd[i]	Integer multiply-sub, overwrite minuend
V			vnmsac.vv vd, vs1, vs2, vm	101111	vm	vs2	vs1	010	vd	1010111	vd[i] = -(vs1[i] * vs2[i]) + vd[i]	Integer multiply-add, overwrite multiplicand
V			vnmsac.vx vd, rs1, vs2, vm	101111	vm	vs2	rs1	110	vd	1010111	vd[i] = -(x[rs1] * vs2[i]) + vd[i]	Integer multiply-sub, overwrite multiplicand
V			vmadd.vv vd, vs1, vs2, vm	101001	vm	vs2	vs1	010	vd	1010111	vd[i] = (vs1[i] * vd[i]) + vs2[i]	Integer multiply-add, overwrite addend
V			vmadd.vx vd, rs1, vs2, vm	101001	vm	vs2	rs1	110	vd	1010111		

V				vwmaccu.vv vd, vs1, vs2, vm	111100	vm	vs2	vs1	010	vd	1010111	vd[i] = +(vs1[i] * vs2[i]) + vd[i], Widening unsigned-integer multiply-add, overwrite addend vd[i] = +(x[rs1] * vs2[i]) + vd[i], Widening unsigned-integer multiply-add, overwrite addend vd[i] = +(vs1[i] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(x[rs1] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(signed(vsl[i]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(signed(x[rs1]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(unsigned(x[rs1]) * signed(vs2[i])) + vd[i], # Widening unsigned-signed-integer multiply-add, overwrite addend	
V				vwmaccu.vx vd, rs1, vs2, vm	111100	vm	vs2	rs1	110	vd	1010111	vd[i] = +(x[rs1] * vs2[i]) + vd[i], Widening unsigned-integer multiply-add, overwrite addend vd[i] = +(vs1[i] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(x[rs1] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(signed(vsl[i]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(signed(x[rs1]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(unsigned(x[rs1]) * signed(vs2[i])) + vd[i], # Widening unsigned-signed-integer multiply-add, overwrite addend	
V				vwmaccv.vv vd, vs1, vs2, vm	111101	vm	vs2	vs1	010	vd	1010111	vd[i] = +(vs1[i] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(x[rs1] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(vs1[i] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(x[rs1] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(signed(vsl[i]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(signed(x[rs1]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(unsigned(x[rs1]) * signed(vs2[i])) + vd[i], # Widening unsigned-signed-integer multiply-add, overwrite addend	
V				vwmaccv.vx vd, rs1, vs2, vm	111101	vm	vs2	rs1	110	vd	1010111	vd[i] = +(vs1[i] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(x[rs1] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(vs1[i] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(x[rs1] * vs2[i]) + vd[i], Widening signed-integer multiply-add, overwrite addend vd[i] = +(signed(vsl[i]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(signed(x[rs1]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(unsigned(x[rs1]) * signed(vs2[i])) + vd[i], # Widening unsigned-signed-integer multiply-add, overwrite addend	
V				vwmaccsu.vv vd, vs1, vs2, vm	111111	vm	vs2	vs1	010	vd	1010111	vd[i] = +(signed(vsl[i]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(signed(x[rs1]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(unsigned(x[rs1]) * signed(vs2[i])) + vd[i], # Widening unsigned-signed-integer multiply-add, overwrite addend	
V				vwmaccsu.vx vd, rs1, vs2, vm	111111	vm	vs2	rs1	110	vd	1010111	vd[i] = +(signed(x[rs1]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(signed(vsl[i]) * unsigned(vs2[i])) + vd[i], Widening signed-unsigned-integer multiply-add, overwrite addend vd[i] = +(unsigned(x[rs1]) * signed(vs2[i])) + vd[i], # Widening unsigned-signed-integer multiply-add, overwrite addend	
V				vwmaccus.vx vd, rs1, vs2, vm	111110	vm	vs2	rs1	110	vd	1010111	vd[i] = +(signed(x[rs1]) * unsigned(vs2[i])) + vd[i], Widening unsigned-signed-integer multiply-add, overwrite addend	
V				vmerge.vvm vd, vs2, vs1, v0	010111	0	vs2	vs1	000	vd	1010111	vd[i] = v0.mask[i] ? vs1[i] : vs2[i]	
V				vmerge.vxm vd, vs2, rs1, v0	010111	0	vs2	rs1	100	vd	1010111	vd[i] = v0.mask[i] ? x[rs1] : vs2[i]	
V				vmerge.vim vd, vs2, imm, v0	010111	0	vs2	simmm5	011	vd	1010111	vd[i] = v0.mask[i] ? imm : vs2[i]	
V				vmv.v v vd, vs1	010111	1	00000	vs1	000	vd	1010111	vd[i] = vs1[i]	
V				vmv.vx vd, rs1	010111	1	00000	rs1	100	vd	1010111	vd[i] = x[rs1]	
V	Fixed-Point Arithmetic Instructions			vsaddu.vv vd, vs2, vs1, vm	100000	vm	vs2	vs1	000	vd	1010111	向量-向量无符号饱和加法	Saturating adds of unsigned integers
V				vsaddu.vx vd, vs2, rs1, vm	100000	vm	vs2	rs1	100	vd	1010111	向量-标量无符号饱和加法	
V				vsaddu.vi vd, vs2, imm, vm	100000	vm	vs2	simmm5	011	vd	1010111	向量-立即数无符号饱和加法	
V				vsadd.vv vd, vs2, vs1, vm	100001	vm	vs2	vs1	000	vd	1010111	Vector-vector, 有符号饱和加法	Saturating adds of signed integers.
V				vsadd.vx vd, vs2, rs1, vm	100001	vm	vs2	rs1	100	vd	1010111	vector-scalar, 有符号饱和加法	
V				vsadd.vi vd, vs2, imm, vm	100001	vm	vs2	simmm5	011	vd	1010111	vector-immediate, 有符号饱和加法	
V				vssubu.vv vd, vs2, vs1, vm	100010	vm	vs2	vs1	000	vd	1010111	对向量元素与向量执行逐元素无符号饱和减法	Saturating subtract of unsigned integers
V				vssubu.vx vd, vs2, rs1, vm	100010	vm	vs2	rs1	100	vd	1010111	对向量元素与标量执行逐元素无符号饱和减法	
V				vssubu.vv vd, vs2, vs1, vm	100011	vm	vs2	vs1	000	vd	1010111	对向量元素与向量执行逐元素有符号饱和减法, 结果写入目的向量	Saturating subtract of signed integers
V				vssubu.vx vd, vs2, rs1, vm	100011	vm	vs2	rs1	100	vd	1010111	对向量元素与标量执行逐元素有符号饱和减法, 结果写入目的向量	
V				vaaddu.vv vd, vs2, vs1, vm	001000	vm	vs2	vs1	010	vd	1010111	roundoff_unsigned(vs2[i] + vs1[i], 1), Averaging adds of unsigned integers.	roundoff_(un)signed, 将结果根据第二个参数右移, 并根据vxrm决定舍入
V				vaaddu.vx vd, vs2, rs1, vm	001000	vm	vs2	rs1	110	vd	1010111	roundoff_unsigned(vs2[i] + x[rs1], 1), roundoff_unsigned(vs2[i] + x[rs1], 1)	
V				vaadd.vv vd, vs2, vs1, vm	001001	vm	vs2	vs1	010	vd	1010111	roundoff_signed(vs2[i] + vs1[i], 1), Averaging adds of signed integers	
V				vaadd.vx vd, vs2, rs1, vm	001001	vm	vs2	rs1	110	vd	1010111	roundoff_signed(vs2[i] + x[rs1], 1), Averaging adds of signed integers	
V				vasubu.vv vd, vs2, vs1, vm	001010	vm	vs2	vs1	010	vd	1010111	roundoff_unsigned(vs2[i] - vs1[i], 1), Averaging subtract of unsigned integers	
V				vasubu.vx vd, vs2, rs1, vm	001010	vm	vs2	rs1	110	vd	1010111	roundoff_unsigned(vs2[i] - x[rs1], 1), Averaging subtract of unsigned integers.	
V				vasub.vv vd, vs2, vs1, vm	001011	vm	vs2	vs1	010	vd	1010111	roundoff_signed(vs2[i] - vs1[i], 1), Averaging subtract of signed integers	
V				vasub.vx vd, vs2, rs1, vm	001011	vm	vs2	rs1	110	vd	1010111	roundoff_signed(vs2[i] - x[rs1], 1), Averaging subtract of signed integers	
V				vsmul.vv vd, vs2, vs1, vm	100111	vm	vs2	vs1	000	vd	1010111	vd[i] = clip(roundoff_signed(vs2[i]*vs1[i], SEW-1))	结果右移以后, saturates the result to fit into SEW bits
V				vsmul.vx vd, vs2, rs1, vm	100111	vm	vs2	rs1	100	vd	1010111	vd[i] = clip(roundoff_signed(vs2[i]*x[rs1], SEW-1))	
V				vssrl.vv vd, vs2, vs1, vm	101010	vm	vs2	vs1	000	vd	1010111	vd[i] = roundoff_unsigned(vs2[i], vs1[i])	Scaling shift right logical
V				vssrl.vx vd, vs2, rs1, vm	101010	vm	vs2	rs1	100	vd	1010111	vd[i] = roundoff_unsigned(vs2[i], x[rs1])	
V				vssrl.vi vd, vs2, uimm, vm	101010	vm	vs2	zimmm5	011	vd	1010111	vd[i] = roundoff_unsigned(vs2[i], uimm)	Scaling shift right arithmetic
V				vssra.vv vd, vs2, vs1, vm	101011	vm	vs2	vs1	000	vd	1010111	vd[i] = roundoff_signed(vs2[i], vs1[i])	
V				vssra.vx vd, vs2, rs1, vm	101011	vm	vs2	rs1	100	vd	1010111	vd[i] = roundoff_signed(vs2[i], x[rs1])	
V				vssra.vi vd, vs2, uimm, vm	101011	vm	vs2	zimmm5	011	vd	1010111	vd[i] = roundoff_signed(vs2[i], uimm)	
V				vnclipu.wv vd, vs2, vs1, vm	101110	vm	vs2	vs1	000	vd	1010111	vd[i] = clip(roundoff_unsigned(vs2[i], vs1[i]))	vs2: 2*SEW vd: SEW 另一个源也是SEW
V				vnclipu.wx vd, vs2, rs1, vm	101110	vm	vs2	rs1	100	vd	1010111	vd[i] = clip(roundoff_unsigned(vs2[i], x[rs1]))	
V				vnclipu.wi vd, vs2, uimm, vm	101110	vm	vs2	zimmm5	011	vd	1010111	vd[i] = clip(roundoff_unsigned(vs2[i], uimm))	
V				vnclip.wv vd, vs2, vs1, vm	101111	vm	vs2	vs1	000	vd	1010111	vd[i] = clip(roundoff_signed(vs2[i], vs1[i]))	
V				vnclip.wx vd, vs2, rs1, vm	101111	vm	vs2	rs1	100	vd	1010111	vd[i] = clip(roundoff_signed(vs2[i], x[rs1]))	
V				vnclip.wi vd, vs2, uimm, vm	101111	vm	vs2	zimmm5	011	vd	1010111	vd[i] = clip(roundoff_signed(vs2[i], uimm))	
V	Vector Floating-Point Instructions			vfadd.vv vd, vs2, vs1, vm	000000	vm	vs2	vs1	001	vd	1010111	vd[i] = vs2[i] + vs1[i]	浮点加
V				vfadd.vf vd, vs2, rs1, vm	000000	vm	vs2	rs1	101	vd	1010111	vd[i] = vs2[i] + f[rs1]	
V				vbsub.vv vd, vs2, vs1, vm	000010	vm	vs2	vs1	001	vd	1010111	vd[i] = vs2[i] - vs1[i]	浮点减
V				vbsub.vf vd, vs2, rs1, vm	000010	vm	vs2	rs1	101	vd	1010111	Vector-scalar vd[i] = vs2[i] - f[rs1]	
V				vfrsub.vf vd, vs2, rs1, vm	100111	vm	vs2	rs1	101	vd	1010111	Scalar-vector vd[i] = f[rs1] - vs2[i]	
V				vfwadd.vv vd, vs2, vs1, vm	110000	vm	vs2	vs1	001	vd	1010111	vd[i] = vs2[i] + vs1[i], 2*SEW = SEW +/- SEW	Widening

V		Vector Widening Floating-Point Multiply	vfmul.vv vd, vs2, vs1, vm	111000	vm	vs2	vs1	001	vd	1010111	vd[i] = vs2[i] * vs[1], 2*SEW= SEW*SEW	
V			vfmul.vf vd, vs2, rs1, vm	111000	vm	vs2	rs1	101	vd	1010111	vd[i] = vs2[i] * f[rs1], 2*SEW= SEW*SEW	FP multiply-accumulate, overwrites addend
V			vfmacc.vv vd, vs1, vs2, vm	101100	vm	vs2	vs1	001	vd	1010111	vd[i] = +(vs1[i] * vs2[i]) + vd[i]	
V			vfmacc.vf vd, rs1, vs2, vm	101100	vm	vs2	rs1	101	vd	1010111	vd[i] = +(f[rs1] * vs2[i]) + vd[i]	FP negate-(multiply-accumulate), overwrites subtrahend
V			vfnmacc.vv vd, vs1, vs2, vm	101101	vm	vs2	vs1	001	vd	1010111	vd[i] = -(vs1[i] * vs2[i]) - vd[i]	
V			vfnmacc.vf vd, rs1, vs2, vm	101101	vm	vs2	rs1	101	vd	1010111	vd[i] = -(f[rs1] * vs2[i]) - vd[i]	FP multiply-subtract-accumulator, overwrites subtrahend
V			vfmacc.vv vd, vs1, vs2, vm	101110	vm	vs2	vs1	001	vd	1010111	vd[i] = +(vs1[i] * vs2[i]) - vd[i]	
V		Vector Single-Width Floating-Point Fused Multiply-Add Instructions	vfmacc.vf vd, rs1, vs2, vm	101110	vm	vs2	rs1	101	vd	1010111	vd[i] = +(f[rs1] * vs2[i]) - vd[i]	FP negate-(multiply-subtract-accumulator), overwrites minuend
V			vfnmsac.vv vd, vs1, vs2, vm	101111	vm	vs2	vs1	001	vd	1010111	vd[i] = -(vs1[i] * vs2[i]) + vd[i]	
V			vfnmsac.vf vd, rs1, vs2, vm	101111	vm	vs2	rs1	101	vd	1010111	vd[i] = -(f[rs1] * vs2[i]) + vd[i]	FP multiply-add, overwrites multiplicand
V			vfmadd.vv vd, vs1, vs2, vm	101000	vm	vs2	vs1	001	vd	1010111	vd[i] = +(vs1[i] * vd[i]) + vs2[i]	
V			vfmadd.vf vd, rs1, vs2, vm	101000	vm	vs2	rs1	101	vd	1010111	vd[i] = +(f[rs1] * vd[i]) + vs2[i]	FP negate-(multiply-add), overwrites multiplicand
V			vfnmadd.vv vd, vs1, vs2, vm	101001	vm	vs2	vs1	001	vd	1010111	vd[i] = -(vs1[i] * vd[i]) - vs2[i]	
V			vfnmadd.vf vd, rs1, vs2, vm	101001	vm	vs2	rs1	101	vd	1010111	vd[i] = -(f[rs1] * vd[i]) - vs2[i]	FP multiply-sub, overwrites multiplicand
V			vfmsub.vv vd, vs1, vs2, vm	101010	vm	vs2	vs1	001	vd	1010111	vd[i] = +(vs1[i] * vd[i]) - vs2[i]	
V			vfmsub.vf vd, rs1, vs2, vm	101010	vm	vs2	rs1	101	vd	1010111	vd[i] = +(f[rs1] * vd[i]) - vs2[i]	FP negate-(multiply-sub), overwrites multiplicand
V			vfnmsub.vv vd, vs1, vs2, vm	101011	vm	vs2	vs1	001	vd	1010111	vd[i] = -(vs1[i] * vd[i]) + vs2[i]	
V			vfnmsub.vf vd, rs1, vs2, vm	101011	vm	vs2	rs1	101	vd	1010111	vd[i] = -(f[rs1] * vd[i]) + vs2[i]	FP multiply-sub, overwrites multiplicand
V			vfwmacc.vv vd, vs1, vs2, vm	111100	vm	vs2	vs1	001	vd	1010111	vd[i] = +(vs1[i] * vs2[i]) + vd[i], FP widening multiply-accumulate, overwrites addend	
V			vfwmacc.vf vd, rs1, vs2, vm	111100	vm	vs2	rs1	101	vd	1010111	vd[i] = +(f[rs1] * vs2[i]) + vd[i], FP widening multiply-accumulate, overwrites addend	
V		Vector Widening Floating-Point Fused Multiply-Add Instructions	vfnwmacc.vv vd, vs1, vs2, vm	111101	vm	vs2	vs1	001	vd	1010111	vd[i] = -(vs1[i] * vs2[i]) - vd[i], FP widening negate-(multiply-accumulate), overwrites addend	乘号的两端都是SEW, 乘积是2*SEW 加法另一端也是2*SEW 结果也是2*SEW, 存入vd
V			vfnwmacc.vf vd, rs1, vs2, vm	111101	vm	vs2	rs1	101	vd	1010111	vd[i] = -(f[rs1] * vs2[i]) - vd[i], FP widening negate-(multiply-accumulate), overwrites addend	
V			vfwmsac.vv vd, vs1, vs2, vm	111110	vm	vs2	vs1	001	vd	1010111	vd[i] = +(vs1[i] * vs2[i]) - vd[i], FP widening multiply-subtract-accumulator, overwrites addend	
V			vfwmsac.vf vd, rs1, vs2, vm	111110	vm	vs2	rs1	101	vd	1010111	vd[i] = +(f[rs1] * vs2[i]) - vd[i], FP widening multiply-subtract-accumulator, overwrites addend	
V			vfnwmsac.vv vd, vs1, vs2, vm	111111	vm	vs2	vs1	001	vd	1010111	vd[i] = -(vs1[i] * vs2[i]) + vd[i], FP widening negate-(multiply-subtract-accumulator), overwrites addend	
V			vfnwmsac.vf vd, rs1, vs2, vm	111111	vm	vs2	rs1	101	vd	1010111	vd[i] = -(f[rs1] * vs2[i]) + vd[i], FP widening negate-(multiply-subtract-accumulator), overwrites addend	
V		Vector Floating-Point Square-Root Instruction	vfsqrt.v vd, vs2, vm	010011	vm	vs2	00000	001	vd	1010111	向量浮点平方根	
V		Vector Floating-Point Reciprocal Square-Root Estimate Instruction	vfrsqrt7.v vd, vs2, vm	010011	vm	vs2	00100	001	vd	1010111	一元向量-向量指令, 用于返回 $1/\sqrt{x}$ 的估计值, 精度约为 7 位	
V		Vector Floating-Point Reciprocal Estimate Instruction	vfrec7.v vd, vs2, vm	010011	vm	vs2	00101	001	vd	1010111	一元向量-向量指令, 返回 $1/x$ 的估计值, 精度为7位	
V		Vector Floating-Point MIN/MAX Instructions	vfmin.vv vd, vs2, vs1, vm	000100	vm	vs2	vs1	001	vd	1010111	vd[i]是vs1[i], vs2[i]中的最小的	
V			vfmin.vf vd, vs2, rs1, vm	000100	vm	vs2	rs1	101	vd	1010111	vd[i]是f[rs1], vs2[i]中的最小的	
V			vfmax.vv vd, vs2, vs1, vm	000100	vm	vs2	vs1	001	vd	1010111	vd[i]是vs1[i], vs2[i]中的最大的	
V			vfmax.vf vd, vs2, rs1, vm	000100	vm	vs2	rs1	101	vd	1010111	vd[i]是f[rs1], vs2[i]中的最大的	
V		Vector Floating-Point Sign-Injection Instructions	vfsqnj.vv vd, vs2, vs1, vm	001000	vm	vs2	vs1	001	vd/rd	1010111	把 vs1 的符号给 vs2, 把 vs2 存储在 vd	
V			vfsqnj.vf vd, vs2, rs1, vm	001000	vm	vs2	rs1	101	vd	1010111	把 rs1 的符号给 vs2, 把 vs2 存储在 vd	
V			vfsqjn.vv vd, vs2, vs1, vm	001001	vm	vs2	vs1	001	vd/rd	1010111	把 vs1 的符号取反后给 vs2, 把 vs2 存储在 vd	
V			vfsqjn.vf vd, vs2, rs1, vm	001001	vm	vs2	rs1	101	vd	1010111	把 rs1 的符号取反后给 vs2, 把 vs2 存储在 vd	
V			vfsqnjx.vv vd, vs2, vs1, vm	001010	vm	vs2	vs1	001	vd/rd	1010111	vs2的符号异或vs1的符号作为vs2的新符号, 存储在vd	
V			vfsqnjx.vf vd, vs2, rs1, vm	001010	vm	vs2	rs1	101	vd	1010111	vs2的符号异或rs1的符号作为vs2的新符号, 存储在vd	
V		Vector Floating-Point Compare Instructions	vmfeq.vv vd, vs2, vs1, vm	011000	vm	vs2	vs1	001	vd	1010111	vd.mask[i] = vs2[i] == vs1[i]	
V			vmfeq.vf vd, vs2, rs1, vm	011000	vm	vs2	rs1	101	vd	1010111	vd.mask[i] = vs2[i] == f[rs1]	
V			vmfne.vv vd, vs2, vs1, vm	011100	vm	vs2	vs1	001	vd	1010111	vd.mask[i] = vs2[i] != vs1[i]	
V			vmfne.vf vd, vs2, rs1, vm	011100	vm	vs2	rs1	101	vd	1010111	vd.mask[i] = vs2[i] != f[rs1]	
V			vmflt.vv vd, vs2, vs1, vm	011011	vm	vs2	vs1	001	vd	1010111	vd.mask[i] = vs2[i] < vs1[i]	
V			vmflt.vf vd, vs2, rs1, vm	011011	vm	vs2	rs1	101	vd	1010111	vd.mask[i] = vs2[i] < f[rs1]	
V			vmfle.vv vd, vs2, vs1, vm	011001	vm	vs2	vs1	001	vd	1010111	vd.mask[i] = vs2[i] <= vs1[i]	
V			vmfle.vf vd, vs2, rs1, vm	011001	vm	vs2	rs1	101	vd	1010111	vd.mask[i] = vs2[i] <= f[rs1]	
V			vmfgt.vf vd, vs2, rs1, vm	011101	vm	vs2	rs1	101	vd	1010111	vd.mask[i] = vs2[i] > f[rs1]	
V			vmfge.vf vd, vs2, rs1, vm	011111	vm	vs2	rs1	101	vd	1010111	vd.mask[i] = vs2[i] >= f[rs1]	
V		Vector Floating-Point Classify Instruction	vfclass.v vd, vs2, vm	010011	vm	vs2	10000	001	vd	1010111	对每个向量浮点元素做分类, 输出对应的 10-bit 类型编码, 其他位填充0	
V		Vector Floating-Point Merge Instruction	vfmerge.vfm vd, vs2, rs1, v0	010111	0	vs2	rs1	101	vd	1010111	vd[i] = v0.mask[i] ? f[rs1] : vs2[i]	
V		Vector Floating-Point Move Instruction	vfmv.v.f vd, rs1	010111	1	0	rs1	101	vd	1010111	vd[i] = f[rs1]	



V			vfslidelup.vf vd, vs2, rs1, vm	001110	vm	vs2	rs1	101	vd	1010111	vd[0]=f[rs1], vd[i+1] = vs2[i]		
V			vslidtdown.vx vd, vs2, rs1, vm	001111	vm	vs2	rs1	110	vd	1010111	vd[i] = vs2[i+1], vd[vl-1]=x[rs1]		
V			vfslidtdown.vf vd, vs2, rs1, vm	001111	vm	vs2	rs1	101	vd	1010111	vd[i] = vs2[i+1], vd[vl-1]=f[rs1]		
V		Vector Register Gather Instructions	vrgather.vv vd, vs2, vs1, vm	001100	vm	vs2	vs1	000	vd	1010111	vd[i] = (vs1[i] >= VLMAX) ? 0 : vs2[vs1[i]];		
V			vrgatherei16.vv vd, vs2, vs1, vm	001110	vm	vs2	vs1	000	vd	1010111	vd[i] = (vs1[i] >= VLMAX) ? 0 : vs2[vs1[i]];		
V			vrgather.vx vd, vs2, rs1, vm	001100	vm	vs2	rs1	100	vd	1010111	vd[i] = (x[rs1] >= VLMAX) ? 0 : vs2[x[rs1]]		
V			vrgather.vi vd, vs2, uimm, vm	001100	vm	vs2	zimm5	011	vd	1010111	vd[i] = (uimm >= VLMAX) ? 0 : vs2[uimm]		
V		Vector Compress Instruction	vcompress.vm vd, vs2, vs1	010111		1	vs2	vs1	010	vd	1010111	The vector compress instruction allows elements selected by a vector mask register from a source vector register group to be packed into contiguous elements at the start of the destination vector register group.	
V			vmv<nr>r.v vd, vs2										
V		Whole Vector Register Move	vmv1r.v v1, v2	100111	1	vs2	0	011	vd	1010111	Copy v1=v2		
V			vmv2r.v v10, v12	100111	1	vs2	1	011	vd	1010111	Copy v10=v12; v11=v13		
V			vmv4r.v v4, v8	100111	1	vs2	3	011	vd	1010111	Copy v4=v8; v5=v9; v6=v10; v7=v11		
V			vmv8r.v v0, v8	100111	1	vs2	7	011	vd	1010111	Copy v0=v8; v1=v9; ...; v7=v15		

#### RVA23中额外的向量相关扩展

extension	class	group	inst	func6	vm	op2_bit	op1_bit	func3_seg	dst_seg	opcode	function	note
Zvbb		Bitwise And-Not	vandn.vv vd, vs2, vs1, vm	000001	vm	vs2	vs1	000	vd	1010111	把vs1按位取反然后跟vs2按位AND	
Zvbb			vandn.vx vd, vs2, rs1, vm	000001	vm	vs2	rs1	100	vd	1010111	把x[rs1]符号扩展或者截断，然后再取反并与vs2按位AND	
Zvbb		Vector Reverse Bits in Elements	vbrev.v vd, vs2, vm	010010	vm	vs2	01010	010	vd	1010111	把SEW位宽的每个数据的每一位翻转出现的顺序，LSB变MSB	
Zvbb		Vector Reverse Bits in Bytes	vbrev8.v vd, vs2, vm	010010	vm	vs2	01000	010	vd	1010111	以8bits为单位，单位内反转每个Bit出现的顺序	
Zvbb		Vector Reverse Bytes	vrev8.v vd, vs2, vm	010010	vm	vs2	01001	010	vd	1010111	翻转每个byte出现的顺序	
Zvbb		Vector Count Leading Zeros	vclz.v vd, vs2, vm	010010	vm	vs2	01100	010	vd	1010111	计算每个元素先导零的个数	
Zvbb		Vector Count Trailing Zeros	vctz.v vd, vs2, vm	010010	vm	vs2	01101	010	vd	1010111	计算每个元素从最低位开始零的个数	
Zvbb		Count the number of bits set in each element	vcpop.v vd, vs2, vm	010010	vm	vs2	01110	010	vd	1010111	计算每个元素1的个数	
Zvbb		Vector rotate left by vector/scalar.	vrol.vv vd, vs2, vs1, vm	010101	vm	vs2	vs1	000	vd	1010111	把vs2中的每个元素循环左移vs1指定的位数	
Zvbb			vrol.vx vd, vs2, rs1, vm	010101	vm	vs2	rs1	100	vd	1010111	把vs2中的每个元素循环左移x[rs1]指定的位数	
Zvbb		Vector rotate right by vector/scalar/immediate.	vror.vv vd, vs2, vs1, vm	010100	vm	vs2	vs1	000	vd	1010111	把vs2中的元素旋转右移vs1中指定的位数	
Zvbb			vror.vx vd, vs2, rs1, vm	010100	vm	vs2	rs1	100	vd	1010111	把vs2中的元素旋转右移x[rs1]中指定的位数	
Zvbb			vror.vi vd, vs2, uimm, vm	01010 15	vm	vs2	uimm[4:0]	011	vd	1010111	使用i5以及uimm[4:0]拼凑出8位的无符号数，然后vs2中的元素旋转右移相应的位	
Zvbb											vs2先使用零填充由SEW填充到2*SEW，然后根据vs1相应的值左移，偏移量只有低log2(2*SEW)有效	
Zvbb		Vector widening shift left logical by vector/scalar/immediate.	vwsll.vv vd, vs2, vs1, vm	110101	vm	vs2	vs1	000	vd	1010111	vs2先使用零填充由SEW填充到2*SEW，然后根据x[rs1]相应的值左移，偏移量只有低log2(2*SEW)有效	
Zvbb			vwsll.vx vd, vs2, rs1, vm	110101	vm	vs2	rs1	100	vd	1010111	vs2先使用零填充由SEW填充到2*SEW，然后根据立即数相应的值左移，偏移量只有低log2(2*SEW)有效	
Zvbb			vwsll.vi vd, vs2, uimm, vm	110101	vm	vs2	zimm5	011	vd	1010111	vs2先使用零填充由SEW填充到2*SEW，然后根据立即数相应的值左移，偏移量只有低log2(2*SEW)有效	
Zvbc		Vector Carry-less Multiply by vector or	vclmul.vv vd, vs2, vs1, vm	001100	vm	vs2	vs1	010	vd	1010111	对vs1和vs2中对应的两个64位数进行无进位乘法，结果取乘积的最低有效64位	
Zvbc			vclmul.vx vd, vs2, rs1, vm	001100	vm	vs2	rs1	110	vd	1010111	对vs2和x[rs1]中对应的两个64位数进行无进位乘法，结果取乘积的最低有效64位	
Zvbc		Vector Carry-less Multiply by vector or	vclmulh.vv vd, vs2, vs1, vm	001101	vm	vs2	vs1	010	vd	1010111	将vs2与vs1中的对应元素进行无进位乘法，结果取乘积的最高有效64位	
Zvbc			vclmulh.vx vd, vs2, rs1, vm	001101	vm	vs2	rs1	110	vd	1010111	将vs2与x[rs1]中的对应元素进行无进位乘法，结果取乘积的最高有效64位	只对SEW等于64有效
Zvknhb		Vector SHA-2 message schedule.	vsha2ms.vv vd, vs2, vs1	101101	1	vs2	vs1	010	vd	1110111	执行SHA-256(SEW=32)/SHA-512(SEW=64)信息调度的两个步骤，一次性计算4个新的信息调度值	SEW只允许是32或者64，vd不能跟vs1或vs2重叠
Zvknhb		Vector SHA-2 two rounds of compression.	vsha2ch.vv vd, vs2, vs1	101110	1	vs2	vs1	010	vd	1110111	更新前4个状态	
Zvknhb			vsha2cl.vv vd, vs2, vs1	101111	1	vs2	vs1	010	vd	1110111	更新后4个状态	来自 vs1 的两个字，会与当前状态中保存在 vd 和 vs2 中的八个字一起参与计算，执行两轮哈希运算，生成下一
Zvkned	NIST Suite: Vector AES Block Cipher	Vector AES final-round encryption	vaesef.vv vd, vs2	101000	1	vs2	00011	010	vd	1110111	对AES分组密码执行最终一轮的加密，轮密钥来自vs2中对应的元素组	SEW必须是32
Zvkned		Vector AES middle-round encryption	vaesef.vs vd, vs2	101001	1	vs2	00011	010	vd	1110111	对AES分组密码执行最终一轮的加密，轮密钥来自vs2的第0个元素	SEW必须是32
Zvkned		Vector AES final-round decryption	vaesem.vv vd, vs2	101000	1	vs2	00010	010	vd	1110111	执行AES分组密码的一般(中间)轮加密，轮密钥来自vs2	SEW必须是32
Zvkned			vaesem.vs vd, vs2	101001	1	vs2	00010	010	vd	1110111	执行AES分组密码的一般(中间)轮加密，轮密钥来自vs2的第0个元素	SEW必须是32
Zvkned		Vector AES final-round decryption	vaesdf.vv vd, vs2	101000	1	vs2	00001	010	vd	1110111	执行AES块密码的最终轮解密，轮密钥来自vs2	SEW必须是32
Zvkned			vaesdf.vs vd, vs2	101001	1	vs2	00001	010	vd	1110111	执行AES块密码的最终轮解密，轮密钥来自vs2的第0个元素	SEW必须是32
Zvkned		Vector AES middle-round decryption	vaesdm.vv vd, vs2	101000	1	vs2	00000	010	vd	1110111	A middle-round AES block cipher decryption is performed. This is then XORed with the round key in either the corresponding element group in vs2 (vector-vector form)	SEW必须是32
Zvkned			vaesdm.vs vd, vs2	101001	1	vs2	00000	010	vd	1110111	A middle-round AES block cipher decryption is performed. This is then XORed with the round key in either the corresponding element group in vs2 (vector-vector form) the scalar element group in vs2 (vector-scalar form)	SEW必须是32
Zvkned		Vector AES-128 Forward KeySchedule generation	vaeskf1.vi vd, vs2, uimm	100010	1	vs2	zimm5	010	vd	1110111	执行一次前向AES-128密钥扩展(KeySchedule)的单轮操作。轮数(round number)范围为1到10，由uimm[3:0]提供；uimm[4]被忽略。超出范围的uimm[3:0]值(即0和11-15)通过取uimm[3]的反码映射到有效范围。因此，0映射为8，11-15映射为3-7。轮数用于指定轮常量，从而生成第一个轮密钥字。	SEW必须是32
Zvkned		Vector AES-256 Forward KeySchedule generation	vaeskf2.vi vd, vs2, uimm	101010	1	vs2	zimm5	010	vd	1110111	A single round of the forward AES-256 KeySchedule is performed. The round number, which ranges from 2 to 14, comes from uimm[3:0]; uimm[4] is ignored. The out-of-range uimm[3:0] values of 0-1 and 15 are mapped to in-range values by inverting uimm[3]. Thus, 0-1 maps to 8-9, and 15 maps to 7.	SEW必须是32
Zvkned		Vector AES round zero encryption/decryption	vaesz.vd vd, vs2	101001	1	vs2	00111	010	vd	1110111	A round-0 AES block cipher operation is performed. Vs2 holds a scalar element group that is used as the round key for all of the round state element groups	SEW必须是32

Zvkshed	ShangMi Suite: SM4 Block Cipher	Vector SM4 KeyExpansion	vsm4k.vi vd, vs2, uimm	100001	1	vs2	zimm5	010	vd	1110111	Four rounds of the SM4 Key Expansion are performed. The Round group number (rnd) comes from uimm[2:0]; the bits in uimm[4:3] are ignored. Round group numbers range from 0 to 7 and indicate which group of four round keys are being generated. Round Keys range from 0-31.	
		Vector SM4 Rounds	vsm4r.vv vd, vs2	101000	1	vs2	10000	010	vd	1110111	Four rounds of SM4 Encryption/Decryption are performed. round keys are read from corresponding 4-element group in vs2	
			vsm4r.vs vd, vs2	101001	1	vs2	10000	010	vd	1110111	Four rounds of SM4 Encryption/Decryption are performed. round keys are read from scalar element group in vs2	
Zvkkg		Vector Add-Multiply over GHASH Galois-Field	vghsh.vv vd, vs2, vs1	101100	1	vs2	vs1	010	vd	1110111	A single "iteration" of the GHASH <sub>H</sub> algorithm is performed.	
		Vector Multiply over GHASH Galois-Field	vglmul.vv vd, vs2	101000	1	vs2	vs1	010	vd	1110111	A GHASH <sub>H</sub> multiply is performed.	
Zvksh	ShangMi Suite: SM3 Secure Hash	Vector SM3 Message Expansion	vsm3me.vv vd, vs2, vs1	100000	1	vs1	vs1	010	vd	1110111	Eight rounds of SM3 message expansion are performed.	SEW要等于32
		Vector SM3 Compression	vsm3c.vi vd, vs2, uimm	101011	1	vs1	zimm5	010	vd	1110111	Two rounds of SM3 compression are performed.	