Current	Result 557 - calculateHisto (312	25000, 1, 1)x(32, 1, 1)	-	ycles Regs GP ,836,261 34 0-	NVIDIA GeForce RTX 3060 1.30 c	requency CC Process cycle/nsecond 8.6 [40956] As	⊕ ⊝ sssignmentStrategy1.exe	8 6
▶ GPU Speed Of Lig		- and mamari rassura	on of the CDII. For or	ach unit the through	ust concerts the exhibited necessition	a of utilization with respect to t	All	· Ω
	lividual sub-metric of Com			hest contributor. Hig			he theoretical maximum. Breakdowns sl rces of the GPU presented as a roofline o	
Memory Throughput (% L1/TEX Cache Through	6]			17.58				,836,261 1,369.82
L2 Cache Throughput [DRAM Throughput [%]				17.58		11	37,00	1.30 7.19
↑ Latency Issue				ridth utilization relativ	e to the peak performance of this	device. Achieved compute thro	ughput and/or memory bandwidth	©
A Lutelley Issue	below 60.0% of peak ty					tial reasons.		
Roofline Analy	VS15	loat (fp32) to double (i <u>ilde</u> for more details or		n this device is 64:1.	The kernel achieved 0% of this devi	ice's fp32 peak performance an	nd 0% of its fp64 peak performance. See	the 🤮
▶ Compute Workloa		strooming multiproce	oners (CM) including	a the achieved instruc	tions per clock (IDC) and the utiliz	All	Displines with year high utilization mig	ν Ω ht limit
the overall performance	.	sueaming muluproce	ssors (SM), Including		SM Busy [%]	апоп от еасп ачапавіе ріреппе	e. Pipelines with very high utilization mig	28.04
Executed Ipc Elapsed [instance Executed Ipc Active Executed Ip	st/cycle]				Issue Slots Busy [%]			19.56
		ipeline (28.0%) based (on active cycles, takir		tes of its different instructions. It	executes integer and logic oper	ations. It is well-utilized, but should not b	e a
	ottleneck.							
	memory resources of the						em Busy), exhausting the available	Ω to for
each memory unit.		Max Bandwidth), or by	reaching the maxim			ripes Busy). Detailed chart of th	ne memory units. Detailed tables with da	
Memory Throughput [G L1/TEX Hit Rate [%] L2 Hit Rate [%]	sbyte/second]				Mem Busy [%] Max Bandwidth [%] Mem Pipes Busy [%]			13.82 17.58 11.18
L2 Compression Succe	ss Rate [%]				L2 Compression Ratio			0
⚠ L1TEX Local I	Load Access Pattern	pattern, possibly caus	sed by the stride betw	veen threads, results i	n 3.9 sectors per request, or 3.9*3	2 = 125.8 bytes of cache data t	per memory request; but the address ransfers per request. The optimal ze L1TEX cache performance. Check	0
		the <u>Source Counters</u>	section for uncoales		•			
⚠ L1TEX Local S	Store Access Pattern	pattern, possibly cau	sed by the stride betv	ween threads, results	in 3.9 sectors per request, or 3.9*3	2 = 125.8 bytes of cache data t	d per memory request; but the address transfers per request. The optimal ize L1TEX cache performance. Check	0
		the <u>Source Counter</u>	section for uncoale		The state of the s			
⚠ L2 Load Acces	ss Pattern L2 request.	However, this kernel o	nly accesses an aver	age of 1.2 sectors ou	t of the possible 4 sectors per cacl		hat is 4 consecutive 32-byte sectors per nters section for uncoalesced loads	0
► Scheduler Statist		ninimize how many ca	ione inies need to be	accessed per memor	y request.			Ω
Summary of the activity	of the schedulers issuing						Theoretical Warps) is limited by the laun e their next instruction. From the set of e	ch
	ects a single warp from wl						is issued. Having many skipped issue s	
Active Warps Per Sche					No Eligible [%] One or More Eligible [%]			80.23 19.77
Issued Warp Per Sched		iblfii		0.20				
⚠ Issue Slot Util	underutilized a	and may lead to less o	ptimal performance.	Out of the maximum	of 12 warps per scheduler, this ke	rnel allocates an average of 3.9	s might leave hardware resources 91 active warps per scheduler, but only a ycle with no eligible warp results in no	n
					mber of eligible warps, avoid poss sections can help, too.	sible load imbalances due to hi	ghly different execution durations per wa	агр.
⚠ Issue Slot Util	II/allion	retical warps per scheo eoretical occupancy.	duler this kernel can i	ssue according to its	occupancy are below the hardwar	e maximum of 12. Use the 🕨 🔾	cupancy section to identify what limits	•
► Warp State Statis		- Corection Goodpanis.						Ω
							cles per instruction define the latency be pent in that state per issued instruction. S	
not always impacting the show the combined value		r are they completely a	avoidable. Only focus	on stall reasons if th	e schedulers fail to issue every cyc	cle. When executing a kernel wit	th mixed library and user code, these me	trics
Warp Cycles Per Issued Warp Cycles Per Execu					Avg. Active Threads Per Warp Avg. Not Predicated Off Threads	Per Warp		27.49 27.10
contribu					ecution dependency. Typically, thi by increasing the number of activ			0
↑ wait contribution consider		y instructions, e.g. by	making use of fast m	nath compiler options	This stall type represents about	68.1% of the total average of 1	9.8 cycles between issuing two	
(i) Warp Stall (Check the <u>Warp Stall San</u>	npling (All Cycles) tab	le for the top stall loc	cations in your source	based on sampling data. The 🕦	Kernel Profiling Guide provides	more details on each stall reason.	
▶ Instruction Statis								Ω
	nile others remain unused.						struction types implies a dependency or structions' are measured differently and	
Executed Instructions [inst]				Avg. Executed Instructions Per S			5,659.13
► NVLink Topology				1,200,242,059	Avg. Issued Instructions Per Sch	eduler (ilist)	11,32	3,595.17 Q
	am shows logical NVLink (connections with trans	smit/receive through	put.				
NVLink Tables Detailed tables with pro	perties for each NVLink.							Ω
► NUMA Affinity								Ω
	ccess (NUMA) affinities ba	ased on compute and	memory distances fo	or all GPUs.				
	uration used to launch the		nfiguration defines th	he size of the kernel g	rid, the division of the grid into blo	cks, and the GPU resources nee	eded to execute the kernel. Choosing an	₽ efficient
	aximizes device utilization				Function Cache Configuration		CachePre	
Registers Per Thread [re Block Size	egister/thread]			32	Static Shared Memory Per Block Dynamic Shared Memory Per Block	ock [byte/block]		0
Threads [thread] Waves Per SM					Driver Shared Memory Per Block Shared Memory Configuration S			1.02 16.38
► Occupancy								<u>Β</u> Ω
actively in use. Higher o		s result in higher perfo	rmance, however, lov	w occupancy always			ne hardware's ability to process warps th nce degradation. Large discrepancies bet	
Theoretical Occupancy Theoretical Active War			5.5		Block Limit Registers [block] Block Limit Shared Mem [block]			48 16
Achieved Occupancy [9 Achieved Active Warps	6]			32.29	Block Limit Warps [block] Block Limit SM [block]			48 16
↑ Occupancy Lin	miters This kernel's the			e number of blocks t	nat can fit on the SM. This kernel's	theoretical occupancy (33.3%)	is limited by the required amount of sha	
_	memory. See the	e CUDA Best Practio	<u>bes Guide</u> for more de	etails on optimizing o	ccupancy.		All	
						untime. They indicate when wa	rps were stalled and couldn't be schedule	ed. See
Branch Instructions [ins		asons. Only focus on s	cans if the schedulers	156,179,034	Branch Efficiency [%]			89.75
Branch Instructions Ra	Thir	s kernel has uncoaless	ed shared accesses		Avg. Divergent Branches 8938901 excessive wavefronts (4)	9% of the total 18207427 ways		1,510.34
⚠ Uncoalesced	SHAIPH ALLESCES		r the primary source	locations. The 😩 CUI	OA Best Practices Guide has an ex			0
Location			L	. I Wavefronts S	Shared Excessive V	alue	,	Value (%)
0xb00c64390 in _uAto	omicAdd ₹				8,938,	901		100

Regs GPU

Page: Details

Result: 0 - 557 - calculateHisto

Save as PDF