Current	Result 557 - calculateHisto (3	T 125000, 1, 1)x(32, 1, 1) 3	ime 37.53 msecond	Cycles Regs 49,307,060 32			SM Frequency 1.31 cycle/nsecond	CC Process d 8.6 [13588] A	sssignmentStrategy		9 B 6
▶ GPU Speed Of Li									All		Ω
_	dividual sub-metric of Co	ite and memory resources mpute and Memory to cle		highest contributor. F		iew of the utiliza					
Memory Throughput [%]			14.:	20 Elapsed C	ycles [cycle] Cycles [cycle]					49,307,060 558,004.18
L2 Cache Throughput DRAM Throughput [%]						ency [cycle/nseco quency [cycle/ns					1.31 7.26
⚠ Latency Issu		w compute throughput a typically indicate latency			ative to the pea and <u>• Warp Sta</u>		of this device. Achie potential reasons.		ughput and/or mem	ory bandwidth	0
Roofline Ana	V 5 1 5	float (fp32) to double (fp Buide for more details on r			1. The kernel ac	chieved 0% of thi	is device's fp32 pea	ak performance ar	nd 0% of its fp64 pea	k performance. Se	ee the 🤮
▶ Compute Worklo			(2.0.					All			Ω
the overall performance	e.	ne streaming multiprocess	sors (SM), Includ		ructions per clo		utilization of each	i available pipeline	e. Pipelines with very	nigh utilization m	18.49
Executed Ipc Active [inst.	st/cycle]			0.	52 Issue Slots 52						12.98
⚠ Low Utilization	on All compute pipeling further details.	es are under-utilized. Eithe	er this kernel is v	ery small or it doesn't	t issue enough	warps per sched	luler. Check the <u>La</u>	aunch Statistics a	nd <u>▶ Scheduler Statis</u>	tics sections for	0
► Memory Workloa		e GPU. Memory can become	me a limiting fac	ctor for the overall ker	rnel performan	ce when fully util	lizing the involved l	hardware units (M	em Rusy) eyhaustin	All	Ω
communication bandy each memory unit.	vidth between those units	(Max Bandwidth), or by re		ximum throughput of	issuing memo	ry instructions (N				_	
Memory Throughput [L1/TEX Hit Rate [%] L2 Hit Rate [%]	Gbyte/second]			79.:	59 Mem Busy 22 Max Band 58 Mem Pipe	width [%]					11.06 14.20 6.33
L2 Compression Succ	ess Rate [%]	The memory access no	ttorn for local lo		0 L2 Compre	ession Ratio	karnal accessos 2	7 butos parthroad	l per memory reques	t: but the address	0
⚠ L1TEX Local	Load Access Pattern	The memory access pa pattern, possibly cause thread address pattern the > Source Counters s	d by the stride b for 3.7 byte acc	etween threads, resul	ts in 3.9 sectors	s per request, or :	3.9*32 = 123.7 byt	es of cache data t	ransfers per request	The optimal	©
		The memory access pa	attern for local st	tores in L1TEX might							5 ⊙
⚠ L1TEX Local	Store Access Pattern	thread address pattern	for 3.7 byte acc								
⚠ L2 Load Acce		ory access pattern for loa st. However, this kernel onl								32-byte sectors pe coalesced loads	er 💿
▶ Scheduler Statis	and try to	minimize how many cac									Ω
Summary of the activit configuration. On every	y of the schedulers issuin y cycle each scheduler che	ng instructions. Each sche ecks the state of the alloc	ated warps in th	e pool (Active Warps)). Active warps	that are not stall	led (Eligible Warps) are ready to issu	e their next instruction	on. From the set of	unch f eligible
warps the scheduler se indicates poor latency Active Warps Per Sche	hiding.	which to issue one or mor	re instructions (l		es with no eligil 80 No Eligible		sue slot is skipped	and no instructior	is issued. Having m	any skipped issue	e slots 86.72
Eligible Warps Per Sche	neduler [warp]			0.		re Eligible [%]					13.28
	underutilized	uler is capable of issuing of I and may lead to less opt	timal performan	ce. Out of the maxim	um of 12 warps	s per scheduler, t	his kernel allocates	s an average of 3.8	30 active warps per s	cheduler, but only	
⚠ Issue Slot Ut	instruction b	.14 warps were eligible pe eing issued and the issue alls indicated on the War	slot remains un		number of elig	ible warps, avoid					
⚠ Issue Slot Ut	IIIZalion	oretical warps per schedu theoretical occupancy.	ller this kernel ca	an issue according to	its occupancy	are below the ha	rdware maximum	of 12. Use the 🕨 🔾	ccupancy section to	identify what limit	ts 💿
▶ Warp State Stati											Ω
two consecutive instru not always impacting t	ctions. The higher the val the overall performance n	cycles during the kernel ex- ue, the more warp parallel or are they completely av	lism is required t	to hide this latency. F	or each warp st	tate, the chart sh	ows the average n	umber of cycles s	ent in that state per	issued instruction	n. Stalls are
warp Cycles Per Issue Warp Cycles Per Exect						e Threads Per W Predicated Off Th	arp reads Per Warp				28.54 28.06
On ave	rage, each warp of this ke	ernel spends 13.5 cycles be imized kernels. Try to hide		ting on a fixed latency	y execution dep	endency. Typica	illy, this stall reasor				0
A WALL	er switching to lower-later	ncy instructions, e.g. by m									
⚠ long_scorebo	producing the dat	warp of this kernel spends ta being waited upon to id npt to increase cache hit r	dentify the culpri	t. To reduce the numb	oer of cycles wa	iting on L1TEX o	data accesses verif	y the memory acc	ess patterns are opt	mal for the target	
	This stall type rep	resents about 31.7% of th	ne total average	of 28.6 cycles betwee	en issuing two i	nstructions.					,
(i) Warp Stall▶ Instruction Stati		ampling (All Cycles) table	for the top stall	locations in your sou	irce based on s	ampling data. Th	he # Kernel Profilii	<u>ng Guide</u> provides	more details on eac	h stall reason.	Ω
instruction pipelines, w	hile others remain unuse	structions (SASS). The inst d. Using multiple pipelines									
Executed Instructions Issued Instructions [in	[inst]				The second second		Per Scheduler [ins er Scheduler [inst]	st]			301,766.71 301,804.77
▶ NVLink Topology	-0.00										Ω
NVLink Topology diagr	am shows logical NVLini	connections with transm	nit/receive throu	ghput.							Ω
Detailed tables with pro	operties for each NVLink.										Ω
	access (NUMA) affinities l	based on compute and m	emory distances	s for all GPUs.							ر
	juration used to launch th	ne kernel. The launch conf	figuration define	s the size of the kerne	el grid, the divis	ion of the grid in	to blocks, and the	GPU resources ne	eded to execute the l	ternel. Choosing a	₽ in efficient
launch configuration n Grid Size Registers Per Thread [naximizes device utilization	on.				Cache Configura	tion Block [byte/block]			Cachel	PreferNone
Block Size Threads [thread]	register/ timedaj				32 Dynamic S	Shared Memory F	Per Block [byte/blo Block [Kbyte/block				0 1.02
Waves Per SM ▶ Occupancy				6,975.	45 Shared Me	emory Configura	tion Size [Kbyte]				16.38
actively in use. Higher	occupancy does not alwa	varps per multiprocessor t ays result in higher perform	mance, however,	low occupancy alway							
Theoretical Occupancy Theoretical Active Wa	y [%]	execution typically indicat	ico niginy imbali	33.		it Registers [block it Shared Mem [b					64 16
Achieved Occupancy [Achieved Active Warps	%]			31.		t Warps [block]					48 16
↑ Occupancy L	Imiliers	neoretical occupancy (33. he @ CUDA Best Practice				n the SM. This ke	ernel's theoretical o	ccupancy (33.3%)	is limited by the req	uired amount of s	hared
➤ Source Counters Source metrics, includi		sampled warp stall reason	ns Warn Stall G	ampling metrics are	periodically con	npled over the ke	ernel runtime. The	indicate when we	All	couldn't be select	Ω uled See
	a description of all stall r	easons. Only focus on sta		llers fail to issue every				maloute When wa	pe mare stalled allu	o siame de sened	90.48
Branch Instructions Ra	Global Accesses Th	is kernel has uncoalesced		s resulting in a total o		essive sectors (8					55,706.77
oncoaresced	ITIONAL ALLEGEE	cessive table for the prima	ary source locat		ogramming Gu	iide had addition	nal information on				J
Location 0xd00c62690 iniAto	omicAdd ₹					-	Value 1,046,303				Value (%)

Result: 0 - 557 - calculateHisto

Page: Details

Save as PDF