


ELEC1202 Digital Systems and Microprocessors

Prof Mark Zwolinski 59/4205

mz@ecs.soton.ac.uk




Last lecture – a simple microprocessor





"Putting it all together" – A microprocessor in SystemVerilog

An even simpler CPU





- PC Program Counter
- ACC Accumulator (Register)
- ALU Arithmetic and Logic Unit
- IR Instruction Register
- MDR Memory Data Register
- MAR Memory Address Register
- Sequencer State Machine
- System Bus
- Control Signals from sequencer to other units
- Flags from units to sequencer



Instructions

• C:

$$a = b + c;$$

• Assembler:

• Machine Code (not AVR nor ARM)

LD b	000	00001
ADD c	010	00010
ST a	001	00011



Machine code

- Simple example:
 - 8 bit instructions
 - 3 bit opcode, 5 bit data

LD 000

ADD 010

ST 001


b 00001

c 00010

a 00011



Unit Structure





Control Signals

ACC_bus Drive bus with contents of ACC. (Enable three state output.)

load_ACC Load ACC from bus.

PC_bus Drive bus with contents of PC.

load_IR Load IR from bus.

load_MAR Load MAR from bus.

MDR_bus Drive bus with contents of MDR.

load_MDR Load MDR from bus.

ALU_ACC Load ACC with result from ALU.

INC_PC Increment PC, and save the result in PC.

Addr_bus Drive bus with operand part of instruction held in IR.

CS Chip Select. Use contents of MAR to set up memory address.

R_NW Read, Not Write. When false, contents of MDR are stored


ALU_add Perform an add operation in the ALU.


ALU_sub Perform a subtract operation in the ALU.



PC- Program Counter


```
module PC # (parameter WORD W = 8, OP W = 3)
            (input logic clock, n reset, PC bus, load PC, INC PC,
             inout wire [WORD W-1:0] sysbus);
logic [WORD W-OP W-1:0] count;
assign sysbus = PC bus ? \{\{OP W\{1'b0\}\}, count\} : \{WORD W\{1'bZ\}\}\};
always ff @ (posedge clock, negedge n reset)
  begin
  if (~n reset)
    count \leq 0:
  else
    if (load PC)
      if (INC PC)
        count <= count + 1;</pre>
      else
        count <= sysbus;</pre>
  end
endmodule
```





Branching







```
module sequencer # (parameter OP W = 3)
       (input logic clock, n reset, z flag,
        input logic [OP W-1:0] op,
        output logic ACC bus, load ACC,
         PC bus, load PC, load IR, load MAR,
         MDR bus, load MDR, ALU ACC, ALU add,
         ALU sub, INC PC, Addr bus, CS, R NW);
`include "opcodes.v"
typedef enum {s0, s1, s2, s3, s4, s5, s6, s7,
  s8, s9, s10} state type;
(* syn encoding="sequential" *)
state type Present State, Next State;
```



- `define LOAD 3'b000
- `define STORE 3'b001
- `define ADD 3'b010
- `define SUB 3'b011
- `define BNE 3'b100

```
always ff @(posedge clock, negedge n reset)
 begin: seq
    if (~n reset)
     Present State <= s0;
    else
     Present State <= Next State;</pre>
    end
always comb
 begin: com
 // reset all the control signals to default
  ACC bus = 1'b0;
  load ACC = 1'b0;
  PC bus = 1'b0;
  load PC = 1'b0;
 load IR = 1'b0;
  load MAR = 1'b0;
 MDR bus = 1'b0;
  load MDR = 1'b0;
 ALU ACC = 1'b0;
 ALU add = 1'b0;
 ALU sub = 1'b0;
  INC PC = 1'b0;
  Addr bus = 1'b0;
 CS = 1'b0;
  R NW = 1'b0;
 Next State = Present State;
```



```
case (Present State)
    s0: begin
         PC bus = 1'b1;
         load MAR = 1'b1;
         INC PC = 1'b1;
         load PC = 1'b1;
         Next State = s1;
         end
    s1: begin
         CS = 1'b1;
         R NW = 1'b1;
         Next State = s2;
         end
    s2: begin
         MDR bus = 1'b1;
         load IR = 1'b1;
         Next State = s3;
         end
    s3: begin
         Addr bus = 1'b1;
         load MAR = 1'b1;
         if (op == `STORE)
           Next State = s4;
         else
          Next State = s6;
         end
    s4: begin
     ACC bus = 1'b1;
         load MDR = 1'b1;
         Next State = s5;
         end
    s5: begin
         CS = 1'b1;
         Next State = s0;
         end
```

Southampton

```
s6: begin
                        School of Electronics
         CS = 1'b1;
                          and Computer Science
         R NW = 1'b1;
         if (op == `LOAD)
         Next State = s7;
        else if (op == `BNE)
          begin
       if (z flag == 1'b0)
            Next State = s9;
          else
            Next State = s10;
          end
     else
          Next State = s8;
        end
   s7: begin
        MDR bus = 1'b1;
       load ACC = 1'b1;
        Next State = s0;
        end
  s8: begin
        MDR bus = 1'b1;
       ALU ACC = 1'b1;
        load ACC = 1'b1;
       if (op == `ADD)
          ALU add = 1'b1;
        else if (op == `SUB)
         ALU sub = 1'b1;
         Next State = s0;
        end
  s9: begin
       MDR bus = 1'b1;
        load PC = 1'b1;
        Next State = s0;
        end
 s10: Next State = s0;
 endcase
 end
endmodule
```