# ADD/ SUB LAB REPORT

Meng Wai Chan Professor Gertner CSc 343 April 10, 2023

# **Table of Contents**

I. Objective	3
II. Description of Specifications and Functionality	4
Task 1 - Half Adder using Two Processes	4
Task 2 - Full Adder using half adder as components	5
Task 3 - 4-bit adder using Full Adder	6
Task 4 - 4-bit Add-Sub Component	7
Task 5 - Component Package	8
Task 6 - N-bit Add-Sub.	9
Task 7 - N-Bit Add-Sub with Flags	10
Task 9 - LPM Add-Sub.	11
III. Simulation	12
4-Bit Add-Sub and LPM Add-Sub.	12
The following are test bench and simulation for 4-bit add-sub and LPM 4-bit add-sub	12
32-Bit Add-Sub and LPM Add-Sub.	19
IV. Conclusion	25

### I. Objective

The Objective of this lab is to reinforce our knowledge about adders during our lab lecture, and have a deeper understanding of how they function. The first task is to design a half adder using two processes, the second task is to design a 1-bit full adder using half adder as a component. The full adder is then used to design a 4-bit adder, and 4-bit add-sub unit using the full adder by taking in operations code, if operation code = 0 perform addition, else if operation code = 1 perform subtraction. Next we package all the components created for future use. We use the package we created to design a N-bit add-sub unit using a data flow model. The seventh task is to design a N-bit add-sub with overflow, zero, and negative detection using our package components. Then we create a simulation using waveform to confirm our design is functionally using ModelSim, and testing N = 4 bit, and N = 32 bit. Later we designed a test bench to create error detection by intentionally introducing error within our designs.

### II. Description of Specifications and Functionality

Task 1 - Half Adder using Two Processes.

A half adder adds two binary bits input, "A" and "B", and two outputs, "sum" and "carry", the "sum" output is the result of adding both "A" and "B", and "carry" output is an indicator for if there is a carry-over to the next bit.

	Carry	Sum
x y	с	- 1
0 0	0	0
0 1	0	1
1 0	0	1
1 1	1	0

```
library ieee;
use ieee.std_logic_1164.all;
                                                                                                           s<='1';|
 1
2
3
                                                                                                       end if;
                                                                                   25
                                                                                                   end if;
                                                                                   26
27
28
     mentity chan_mengwai_halfadder is
4
5
6
7
8
9
             port (
     a, b: in std_logic;
                                                                                                end process;
                  sum, carry: out std_logic
                                                                                   29
       end entity chan_mengwai_halfadder;
                                                                                   30
                                                                                                process(a, b)
                                                                                        begin
c<='0';
                                                                                   31
32
33
34
35
36
37
38
                                                                                                  if a='1' then
if b='1' then
c <='1';
     □architecture behavioral of chan_mengwai_halfadder is
11
12
13
14
15
16
17
18
19
20
                                                                                        signal s, c: std_logic;
                                                                                        ⊟begin
                                                                                         |
|-
           procesbegin

s<='0';

if a='0' then

if b='1' then

s<='1';

d if;

then
                                                                                                       end if;
     else
                                                                                                       c <= '0';
     39
40
                                                                                                   end if;
     end process;
                                                                                   41
                                                                                                sum <=s;
     -
                                                                                   42
                                                                                                carry<=c;
21
22
                                                                                   43
                    if b='0' then
                                                                                          end architecture behavioral;
                                                                                   44
```

Figure 1 - Half Adder

Task 2 - Full Adder using half adder as components

A full adder consists of two half adders that take in 3 inputs "A", "B", and "Cin". The full adder will output "sum" and "carry". It is used to add two binary bits along with "cin" from previous addition.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
1
2
3
4
5
6
7
8
9
10
11
12
      □ENTITY chan_mengwai_fulladder IS
      PORT
                 cin : IN STD_LOGIC;
a : IN STD_LOGIC;
b : IN STD_LOGIC;
                 sum : OUT STD_LOGIC;
cout : OUT STD_LOGIC
13
14
15
        END chan_mengwai_fulladder;
      □ARCHITECTURE structure OF chan_mengwai_fulladder IS
16
17
18
19
20
22
22
23
24
25
26
27
28
29
30
31
32
33
34
40
41
42
43
44
      COMPONENT chan_mengwai_halfadder
             PORT(a : IN STD_LOGIC;
b : IN STD_LOGIC;
                   sum : OUT STD_LOGIC;
carry : OUT STD_LOGIC
        - );
END COMPONENT;
                      s0 : STD_LOGIC;
        SIGNAL
                      s1 :
c0 :
        SIGNAL
                               STD_LOGIC;
STD_LOGIC;
        SIGNAL
        BEGIN
        HAO: chan_mengwai_halfadder
      \squarePORT MAP(a => cin,
                   b \Rightarrow s0,
                   sum => sum
                   carry \Rightarrow c0);
        HA1 : chan_mengwai_halfadder
      \BoxPORT MAP(a => a,
                  b => b,
sum => s0,
carry => s1);
        cout <= s1 OR c0;
        END structure;
```

Figure 2 - Full Adder

Task 3 - 4-bit adder using Full Adder

A 4-bit adder adds two 4-bit binary numbers together and produces a 4-bit binary number, it is composed of 4 full adders, each full adder takes 2-bits as inputs to produce the final sum of 4-bit binary numbers.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
1
2
3
4
5
6
7
8
9
10
11
12
     □ENTITY chan_mengwai_4bit_adder IS
     (
               a, b:
                         IN STD_LOGIC_VECTOR(3 downto 0);
               cin: IN STD_LOGIC;
sum: OUT STD_LOGIC_VECTOR(3 downto 0);
               carry: OUT STD_LOGIC
       END´chan_mengwai_4bit_adder;
13
□ARCHITECTURE structure OF chan_mengwai_4bit_adder IS
     COMPONENT chan_mengwai_fulladder
           PORT(
                  cin : IN STD_LOGIC;
                           STD_LOGIC;
                      IN
               b: IN STD_LOGIC;
sum: OUT STD_LOGIC;
cout: OUT STD_LOGIC
       - );
END COMPONENT;
       SIGNAL c1, c2, c3 : STD_LOGIC;
             Chan_FA1: chan_mengwai_fulladder PORT MAP(
                  cin => cin,
                  a => a(0),
                  b =>b(0),
                  sum => sum(0),
cout => c1
             );
             Chan_FA2: chan_mengwai_fulladder PORT MAP(
                  cin => c1,
a => a(1),
b =>b(1),
41
42
43
44
                  sum => sum(1),
cout => c2
             );
46
47
48
49
50
51
52
53
54
55
56
57
58
60
     Chan_FA3: chan_mengwai_fulladder PORT MAP(
                 cin => c2,
a => a(2),
b =>b(2),
                 sum => sum(2),
cout => c3
            Chan_FA4: chan_mengwai_fulladder PORT MAP(
                 cin => c3,
a => a(3),
b =>b(3),
                 sum => sum(3),
                 cout => carry
       END structure;
```

Task 4 - 4-bit Add-Sub Component

This 4-bit add-sub component is able to take an opcode to decide if it is subtracting in opcode = 1, and adding if opcode = 0. This component also consists of 4 full adders as components.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
   4 5
        □ENTITY chan_mengwai_4bit_add_sub IS
              PORT
 6
7
8
9
10
                   a,b : IN STD_LOGIC_VECTOR(3 downto 0);
opCode: IN STD_LOGIC;
sum : OUT STD_LOGIC_VECTOR(3 downto 0);
                      carry, overflow: OUT STD_LOGIC
         - );
END chan_mengwai_4bit_add_sub;
 11
 12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
        □ARCHITECTURE structure OF chan_mengwai_4bit_add_sub IS
        □COMPONENT chan_mengwai_fulladder
              PORT(
                   cin: IN STD_LOGIC;
                  a: IN STD_LOGIC;
b: IN STD_LOGIC;
sum: OUT STD_LOGIC;
cout: OUT STD_LOGIC
         - );
END COMPONENT;
         SIGNAL c1, c2, c3, c4 : STD_LOGIC;
SIGNAL t : STD_LOGIC_VECTOR(3 downto 0);
          BEGIN
                t <= a XOR b:
                Chan_FA1: chan_mengwai_fulladder PORT MAP(
 34
35
36
37
                      cin => opCode,
a => a(0),
                      b => t(0),
                      sum => sum(0),
  38
                      cout => c1
 39
                );
     F
40
41
42
43
44
45
46
47
48
49
50
51
52
53
55
56
60
61
62
63
64
65
              Chan_FA2: chan_mengwai_fulladder PORT MAP(
                    cin => c1,

a => a(1),
                    b =>t(1),
sum => sum(1),
cout => c2
              );
      Chan_FA3: chan_mengwai_fulladder PORT MAP(
                    cin \Rightarrow c2,
                    a => a(2),
                    b => t(2),
                    sum => sum(2),
cout => c3
      Chan_FA4: chan_mengwai_fulladder PORT MAP(
                    cin => c3,
a => a(3),
                    b => t(3),
                    sum => sum(3),
cout => c4
              overflow <= c3 xor c4;
66
              carry <= c4;
        END structure;
```

Task 5 - Component Package

This package is used to store all components from above, for example half adder, full adder, 4-bit adder, and 4-bit add-sub component is stored for future use.

```
1
2
3
      library ieee;
      use ieee.std_logic_1164.all;
4
5
6
7
8
9
    □package chan_mengwai_package IS
           component chan_mengwai_halfadder is
    port (
    a, b: in std_logic;
                    sum, carry: out std_logic
           end component;
11
12
           component chan_mengwai_fulladder IS
    \dot{\Box}
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
    cin : IN STD_LOGIC;
                          IN STD_LOGIC;
                    b : IN STD_LOGIC;
                    sum : OUT STD_LOGIC;
                    cout: OUT STD_LOGIC
                );
           end component;
           component chan_mengwai_4bit_adder IS
                port
    a,b: IN
                                 STD_LOGIC_VECTOR(3 downto 0);
                    cin : IN STD_LOGIC;
sum : OUT STD_LOGIC_VECTOR(3 downto 0);
                    carry: OUT STD_LOGIC
           end component;
           component chan_mengwai_4bit_add_sub IS
                port
    \dot{\Box}
                    a,b : IN STD_LOGIC_VECTOR(3 downto 0);
                    opCode: IN STD_LOGIC;
                    sum : OUT STD_LOGIC_VECTOR(3 downto 0);
                    carry, overflow: OUT STD_LOGIC
40
41
           end component;
42
      end chan_mengwai_package;
43
```

#### Task 6 - N-bit Add-Sub

N-bit add-sub unit is designed using data flow modeling, this unit is able to generate any number of bits, and it consists of full adder from the package.

```
library ieee;
use ieee.std_logic_1164.all;
  1 2 3
        use work.chan_mengwai_package.all;
  4
      entity chan_mengwai_nbit_add_sub is
  6
7
              generic (
      N : integer := 8
  8
             );
             port (
                   a : in std_logic_vector(N-1 downto 0);
b : in std_logic_vector(N-1 downto 0);
cin : in std_logic;
op: in std_logic;
sum : out std_logic_vector(N-1 downto 0);
 10
11
 12
13
14
15
16
17
                   cout : out std_logic
        - );
end chan_mengwai_nbit_add_sub;
18
19
20
21
22
23
24
25
26
27
28
29
30
      □architecture dataflow of chan_mengwai_nbit_add_sub is
             signal carry : std_logic_vector(N-1 downto 0);
signal temp: std_logic_vector(N-1 downto 0);
      ⊟begin
              temp <= not b when op = '1' else b;
             Chan_FA0: chan_mengwai_fulladder
             PORT MAP
      Ė
                cin => cin,
                a => a(0),
 31
                b \Rightarrow temp(0)
 32
33
                sum => sum(0)
                cout => carry(0)
 34
            );
35
36
37
             Chan_generate: for i in 1 to N-1 generate
     \dot{\Box}
                    Chan_FA: chan_mengwai_fulladder
38
39
      40
                          cin => carry(i-1),
41
42
                          a => a(i),
                          b \Rightarrow temp(i)
43
                          sum => sum(i)
44
45
                          cout => carry(i)
                    );
46
47
              end generate Chan_generate;
48
49
              cout <= carry(N-1);
50
        end dataflow;
```

Task 7 - N-Bit Add-Sub with Flags

For this N-bit Add-Sub unit with flag, we implemented using data flow modeling, with overflow, negative, and zero flags. When overflow occurs the overflow flag will be equal to 1, meaning the output is too big and it does not fit, when negative occurs the negative flag will be equal to 1, meaning the result is a negative number. When zero flags equal to 1 it means the result is equal to 0.

```
library ieee;
use ieee.std_logic_1164.all;
1
2
3
4
5
6
7
8
9
        use ieee.numeric_std.all;
        use work.chan_mengwai_package.all;
      □entity chan_mengwai_nbit_add_sub_overflow is
              generic (
N : integer := 8
               );
      F
11
              port (
                    a : in std_logic_vector(N-1 downto 0);
b : in std_logic_vector(N-1 downto 0);
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
                     cin : in std_logic;
                    op: in std_logic;
op: in std_logic;
sum : buffer std_logic_vector(N-1 downto 0);
cout : out std_logic;
                     overflow, zero, negative: out std_logic
        end chan_mengwai_nbit_add_sub_overflow;

□architecture dataflow of chan_mengwai_nbit_add_sub_overflow is
              signal carry : std_logic_vector(N-1 downto 0);
signal temp: std_logic_vector(N-1 downto 0);
      ⊟begin
               temp <= not b when op = '1' else b;
              Chan_FAO: chan_mengwai_fulladder
              PORT MAP
      (
                 cin => cin,
a =>a(0),
                 b => temp(0),
sum => sum(0)
                 cout => carry(0)
37
38
39
40
      \Box
              Chan_generate: for i in 1 to N-1 generate
                    Chan_FA: chan_mengwai_fulladder
     41
42
43
44
45
                          cin => carry(i-1),
a =>a(i),...
                           b \Rightarrow temp(i)
                          sum => sum(i)
                           cout => carry(i)
46
47
                    );
48
              end generate Chan_generate;
49
              cout <= carry(N-1);
50
51
52
              overflow <= (carry(N-1) xor carry(N-2));
zero <= '1' when unsigned(sum) = 0 else '0';
negative <= '1' when sum(N-1) = '1' else '0';
        end dataflow;
```

### Task 9 - LPM Add-Sub

This N-bit LPM Add-Sub unit generated using LPM, is opposite compared to our n-bit add-sub unit, it performs addition when opcode = 0, and subtraction when opcode = 1.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
   4
5
          LIBRARY lpm;
USE lpm.all;
   67
        □ENTITY chan_mengwai_LPM IS
               generic (
N : integer := 32
   8
 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
               );
PORT
        add_sub
                                        : IN STD_LOGIC ;
                                   : IN STD_LOGIC;
: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
                    cin
                    dataa
                    datab
                    cout
                                   : OUT STD_LOGIC
                                      : OUT STD_LOGIC;
: OUT STD_LOGIC;
: OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)
                    overflow
                    result
          END chan_mengwai_LPM;
        □ARCHITECTURE SYN OF chan_mengwai_LPM IS
               SIGNAL sub_wire0 : STD_LOGIC ; SIGNAL sub_wire1 : STD_LOGIC ; SIGNAL sub_wire2 : STD_LOGIC_\( \)
                                           : STD_LOGIC;
: STD_LOGIC_VECTOR (N-1 DOWNTO 0);
32
              COMPONENT lpm_add_sub
              GENERIC (

lpm_direction
33
34
35
36
37
38
                                     : STRING;
                    lpm_hint
                    lpm_representation
                                                            : STRING:
                                       : STRING;
: NATURAL
                    lpm_type
                    1pm_width
39
40
              );
PORT (
       \perp
41
42
43
44
45
                        add_sub : IN STD_LOGIC ;
                        cin : IN STD_LOGIC;
cin : IN STD_LOGIC;
dataa : IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
datab : IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
cout : OUT STD_LOGIC;
overflow : OUT STD_LOGIC;
result : OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)
46
47
48
              );
END COMPONENT;
49
50
51
52
53
         BEGIN
               cout
                           <= sub_wire0;
              overflow <= sub_wire1;</pre>
54
55
              result
                               <= sub_wire2(N-1 DOWNTO 0);
56
57
58
59
               LPM_ADD_SUB_component : LPM_ADD_SUB
               GENERIC MAP
       ڧ
                    lexic MAP (
lpm_direction => "UNUSED",
lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES",
lpm_representation => "SIGNED",
 60
 61
                    lpm_type => "LPM_ADD_SUB",
                    lpm_width => N
 62
 63
64
65
               PORT MAP (
       add_sub => add_sub,
 66
                    cin => cin,
 67
                    dataa => dataa,
 68
                    datab => datab,
                   cout => sub_wire0,
overflow => sub_wire1,
 69
70
71
72
73
74
75
76
                    result => sub_wire2
               ):
          END SYN;
```

#### III. Simulation

#### 4-Bit Add-Sub and LPM Add-Sub

The following are test bench and simulation for 4-bit add-sub and LPM 4-bit add-sub.

```
library ieee;
use ieee.std_logic_1164.all;
         ⊟entity chan_mengwai_4bit_testbench is end chan_mengwai_4bit_testbench;
  4


□architecture testbench_4bit of chan_mengwai_4bit_testbench is
         component chan_mengwai_nbit_add_sub_overflow
10
         | generic (n: integer := 4);
11
                 port
                        a : in std_logic_vector(N-1 downto 0);
b : in std_logic_vector(N-1 downto 0);
cin : in std_logic;
op: in std_logic;
sum : out std_logic_vector(N-1 downto 0);
cout : out std_logic;
12
13
14
15
16
17
18
                         overflow, zero, negative : out std_logic
           );
end component;
19
20
21
22
23
24
25
26
27
28
29
                    -- Entity inputs
                    signal A : std_logic_vector(3 downto 0);
signal B : std_logic_vector(3 downto 0);
signal Cin : std_logic;
signal Op : std_logic;
                    -- Entity outputs
signal Sum : std_logic_vector(3 downto 0) := (others => '0');
signal Cout : std_logic;
30
                    signal Overflow: std_logic;
signal Zero: std_logic;
signal Negative: std_logic;
31
32
33
34
35
36
37
38
39
                     tb_4bit : chan_mengwai_nbit_add_sub_overflow port map(
a => A, b => B, cin => Cin, op => Op, sum => Sum,
cout => Cout, overflow => Overflow, zero => Zero, negative => Negative);
       Ė
40
       ⊟process
41
42
43
44
45
46
47
48
49
                        --Most Positive N bit integer + 1
A <= "0111";
B <= "0001";
                        Cin <= '0';
Op <= '0';
wait for 200 ns;
                         -- Most Positive N bit integer - 1
                        A <= "0111";
B <= "0001";
50
51
52
53
54
55
56
57
58
59
60
                        Cin <= '1';
Op <= '1';
wait for 200 ns;
                        -- Most Negative N bit integer + 1
A <= "1000";
B <= "0001";
                        Cin <= '0';
Op <= '0';
wait for 200 ns;
61
62
63
                        -- Most Negative N bit integer - 1
A <= "1000";
B <= "0001";
Cin <= '1';
Op <= '1';
wait for 200 ns;
64
65
66
67
68
```

```
-- Most Positive N bit integer - Most Negative N bit integer
A <= "0111";
B <= "1000";
Cin <= '1';
Op <= '1';
wait for 200 ns;

-- Most Positive N bit integer + Most Negative N bit integer
A <= "0111";
B <= "1000";
Cin <= '0';
Cin <= '0';
Vistor = '0';
V
```


### 1. Most positive 4-bit integer + 1

The most positive 4-bit integer is 0111 in binary and 7 in HEX and when it adds 0001 in binary, the sum is equal to 1000, this overflow occurs and negative occurs since it needs a single bit in front to store negative sign.




2. Most positive 4-bit integer - 1

0111 - 0001 = 0110 in binary, since there are enough bits to store the sign and number, overflow does not occur.




3. Most Negative 4-bit integer + 1

$$1000 + 0001 = 1001$$




4. Most Negative 4-bit integer - 1

1000 - 1 = 0111, overflow occurs.




5. Most positive 4-bit integer - most negative 4-bit integer

0111 - 1000 = 1111, overflow occurs




6. Most positive 4-bit integer + most negative 4-bit integer

$$0111 + 1000 = 1111$$



7. Most positive 4-bit integer - most positive 4-bit integer

0111 - 0111 = 0000, since this is equal to zero the zero flag occurs



#### **LPM**

### The following is a LPM 4-bit test bench

```
library ieee;
use ieee.std_logic_1164.all;
         ⊟entity chan_mengwai_LPM_4bit_tb is
  4
5
6
7
         end chan_mengwai_LPM_4bit_tb;
         □architecture testbench_lpm_4bit of chan_mengwai_LPM_4bit_tb is
  8
         component chan_mengwai_LPM
10
                  generic (n: integer := 4);
11
12
13
14
15
16
17
18
20
21
22
23
24
25
26
27
28
29
30
31
32
33
                  port (
                        add_sub
                                                 : IN STD_LOGIC ;
                                          : IN STD_LOGIC;
: IN STD_LOGIC;
: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
: OUT STD_LOGIC;
: OUT STD_LOGIC;
: OUT STD_LOGIC;
: OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)
                        cin
                        dataa
                        datab
                        cout
                        overflow
                        result
           end component;
                   -- Entity inputs
signal A : std_logic_vector(3 downto 0);
signal B : std_logic_vector(3 downto 0);
signal Cin : std_logic;
signal Op : std_logic;
                    -- Entity outputs
                   signal Sum : std_logic_vector(3 downto 0) := (others => '0');
signal Cout : std_logic;
signal Overflow : std_logic;
34
         tb_4bit : chan_mengwai_LPM port map(
                        add_sub => Op, cin => Cin, dataa=> A, datab=>B,
cout => Cout, overflow => Overflow, result => Sum);
35
36
        ⊟process
39
40
                 begin
                        in
--Most Positive N bit integer + 1
A <= "0111";
B <= "0001";
Cin <= '0';
Op <= '1';
wait for 100 ns;</pre>
4124344464748955555555555666666667777234
                          -- Most Positive N bit integer - 1
                        A <= "0111";
B <= "0001";
Cin <= '1';
Op <= '0';
                         wait for 100 ns;
                        -- Most Negative N bit integer + 1
A <= "1000";
B <= "0001";
Cin <= '0";
Op <= '1';
wait for 100 ns;
                        -- Most Negative N bit integer - 1
A <= "1000";
B <= "0001";
Cin <= '1';
Op <= '0';
wait for 100 ns;
                        -- Most Positive N bit integer- Most Negative N bit integer A <= "0111"; B <= "1000"; Cin <= '1'; Op <= '0'; wait for 100 ns;
```

```
-- Most Positive N bit integer+ Most Negative N bit integer
A <= "0111";
B <= "1000";
Cin <= '0';
Op <= '1';
wait for 100 ns;

-- Most Positive N bit integer- Most Positive N bit integer
A <= "0111";
B <= "0111";
Cin <= '1';
Op <= '0';
wait for 100 ns;

end process;

end testbench_lpm_4bit;
```

The following is the waveform for LPM, this confirms that our n-bit add-sub unit is correct.




#### 32-Bit Add-Sub and LPM Add-Sub

```
library ieee;
use ieee.std_logic_1164.all;
      ⊟entity chan_mengwai_32bit_testbench is end chan_mengwai_32bit_testbench;
  6
       □architecture testbench_32bit of chan_mengwai_32bit_testbench is
       component chan_mengwai_nbit_add_sub_overflow
      | generic (n: integer := 32);

□ port (
10
                  a : in std_logic_vector(N-1 downto 0);
b : in std_logic_vector(N-1 downto 0);
cin : in std_logic;
op: in std_logic;
sum : out std_logic_vector(N-1 downto 0);
cout : out std_logic;
12
13
14
15
16
17
                  overflow, zero, negative : out std_logic
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
         end component;
               -- Entity inputs
signal A : std_logic_vector(31 downto 0);
signal B : std_logic_vector(31 downto 0);
signal Cin : std_logic;
signal Opcode : std_logic;
               -- Entity outputs
signal Sum : std_logic_vector(31 downto 0);
signal Cout : std_logic;
signal Overflow : std_logic;
signal Zero : std_logic;
signal Negative : std_logic;
             begin
   tb_32bit : chan_mengwai_nbit_add_sub_overflow port map(
   a => A, b => B, cin => Cin, op => Opcode, sum => Sum,
   cout => Cout, overflow => Overflow, zero => Zero, negative => Negative);
       \vdash
38
39
40
       Fprocess
41
442
444
446
449
551
555
555
555
556
666
666
667
777
777
778
80
               begin
                    Cin <= '1';
Opcode <= '1';
wait for 200 ns;
                     Cin <= '0';
Opcode <= '0';
wait for 200 ns;
                     82
```


The following is the simulation for 32-bits add-sub unit test bench, the result is very similar to 4-bit add-sub test bench.





#### LPM 32-bit

```
library ieee;
use ieee.std_logic_1164.all;
     □entity chan_mengwai_LPM_32bit_tb is
      | end chan_mengwai_LPM_32bit_tb;
     □architecture testbench_lpm_32bit of chan_mengwai_LPM_32bit_tb is
 8
     ⊟component chan_mengwai_LPM
10
           generic (n: integer := 32);
11
           port (
12
               add_sub
                               : IN STD_LOGIC ;
                           : IN STD_LOGIC;
: IN STD_LOGIC;
: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
: OUT STD_LOGIC;
: OUT STD_LOGIC;
: OUT STD_LOGIC;
: OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)
13
14
               cin
               dataa
15
16
               datab
               cout
17
               overflow
18
               result
19
20
21
22
23
24
25
26
27
28
29
30
       end component;
             -- Entity inputs
            signal A : std_logic_vector(31 downto 0);
signal B : std_logic_vector(31 downto 0);
signal Cin : std_logic;
signal Op : std_logic;
            -- Entity outputs
signal Sum : std_logic_vector(31 downto 0) := (others => '0');
signal Cout : std_logic;
signal Overflow : std_logic;
31
32
33
34
               tb_32bit : chan_mengwai_LPM port map(
     35
               add_sub => Op, cin => Cin, dataa=> A, datab=>B, cout => Cout, overflow => Overflow, result => Sum);
36
37
      ⊟process
38
39
                  40
41
42
                  Cin <= '0';
Op <= '1';
43
44
                  wait for 100 ns;
45
46
                  47
48
49
50
51
52
53
54
55
56
57
58
59
                  Cin <= '1';
Op <= '0';
                  wait for 100 ns;
                  Cin <= '0';
Op <= '1';
wait for 100 ns;
60
                  61
62
63
64
                  Cin <= '1';
Op <= '0';
65
                  wait for 100 ns;
66
67
                  -- Most Positive N bit integer- Most Negative N bit integer
68
                  69
70
71
72
                  Cin <= '1';
Op <= '0';
                  wait for 100 ns;
73
```

The following is the LPM 32-bits simulation, this confirms that our 32-bits is also correct.







#### Task 10 Waveform

An error was intentionally created in the N-bit add/sub unit using the data flow modeling where the sum is equal to the first input which is not correct.

```
Time: 0 ps Iteration: 0 Instance: /chan mengwai 16bit testbench/t4bit
 ** Note: Error for case (a)
    Time: 20 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Time: 20000 ps
    Time: 20 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Overflow(expected 1):'0'
   Time: 20 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Negative(expected 1):'1'
    Time: 20 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Error for case (b)
   Time: 140 ns Iteration: 0 Instance: /chan mengwai 16bit testbench
# ** Note: Time: 140000 ps
   Time: 140 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Overflow(expected 0):'1'
   Time: 140 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Negative(expected 0):'0'
   Time: 140 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Error for case (e)
   Time: 500 ns Iteration: 0 Instance: /chan mengwai 16bit testbench
# ** Note: Time: 500000 ps
   Time: 500 ns Iteration: 0 Instance: /chan mengwai 16bit testbench
# ** Note: Overflow(expected 1):'0'
   Time: 500 ns Iteration: 0 Instance: /chan mengwai 16bit testbench
# ** Note: Negative(expected 1):'1'
   Time: 500 ns Iteration: 0 Instance: /chan mengwai 16bit testbench
# ** Note: Error for case (g)
   Time: 740 ns Iteration: 0 Instance: /chan mengwai 16bit testbench
# ** Note: Time: 740000 ps
   Time: 740 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
 ** Note: Overflow(expected 0):'1'
```



## IV. Conclusion

I gained an important lesson from this lab, which emphasized the significance of commencing with simpler tasks and gradually progressing towards more intricate ones. The lab showcased this principle by starting with a half-adder and then employing it to construct a 1-bit full adder. Later, the 1-bit full adder was utilized to design a 4-bit adder as well as a 4-bit add/sub unit. Additionally, I acquired knowledge of developing an N-bit add/sub unit utilizing data flow modeling techniques. Lastly, I learned to create testbench files to confirm the accuracy of my designs and detect any potential errors.