

Meng Wai Chan  
Apr 10, 2023

## **ADD/ SUB LAB REPORT**

Meng Wai Chan  
Professor Gertner  
CSc 343  
April 10, 2023

---

## Table of Contents

<b>I. Objective.....</b>	<b>3</b>
<b>II. Description of Specifications and Functionality.....</b>	<b>4</b>
Task 1 - Half Adder using Two Processes.....	4
Task 2 - Full Adder using half adder as components.....	5
Task 3 - 4-bit adder using Full Adder.....	6
Task 4 - 4-bit Add-Sub Component.....	7
Task 5 - Component Package.....	8
Task 6 - N-bit Add-Sub.....	9
Task 7 - N-Bit Add-Sub with Flags.....	10
Task 9 - LPM Add-Sub.....	11
<b>III. Simulation.....</b>	<b>12</b>
4-Bit Add-Sub and LPM Add-Sub.....	12
The following are test bench and simulation for 4-bit add-sub and LPM 4-bit add-sub.....	12
32-Bit Add-Sub and LPM Add-Sub.....	19
<b>IV. Conclusion.....</b>	<b>25</b>

## **I. Objective**

The Objective of this lab is to reinforce our knowledge about adders during our lab lecture, and have a deeper understanding of how they function. The first task is to design a half adder using two processes, the second task is to design a 1-bit full adder using half adder as a component. The full adder is then used to design a 4-bit adder, and 4-bit add-sub unit using the full adder by taking in operations code, if operation code = 0 perform addition, else if operation code = 1 perform subtraction. Next we package all the components created for future use. We use the package we created to design a N-bit add-sub unit using a data flow model. The seventh task is to design a N-bit add-sub with overflow, zero, and negative detection using our package components. Then we create a simulation using waveform to confirm our design is functionally using ModelSim, and testing  $N = 4$  bit, and  $N = 32$  bit. Later we designed a test bench to create error detection by intentionally introducing error within our designs.

## II. Description of Specifications and Functionality

### Task 1 - Half Adder using Two Processes.

A half adder adds two binary bits input, “A” and “B”, and two outputs, “sum” and “carry”, the “sum” output is the result of adding both “A” and “B”, and “carry” output is an indicator for if there is a carry-over to the next bit.

x	y	Carry c	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity chan_mengwai_halfadder is
5  port (
6      a, b: in std_logic;
7      sum, carry: out std_logic
8  );
9  end entity chan_mengwai_halfadder;
10
11 architecture behavioral of chan_mengwai_halfadder is
12     signal s, c: std_logic;
13 begin
14     process(a, b)
15     begin
16         s<='0';
17         if a='0' then
18             if b='1' then
19                 s<='1';
20             end if;
21         elsif a='1' then
22             if b='0' then
23                 s<='1';
24             end if;
25         end if;
26     end process;
27
28     process(a, b)
29     begin
30         c<='0';
31         if a='1' then
32             if b='1' then
33                 c<='1';
34             end if;
35         else
36             c<='0';
37         end if;
38     end process;
39     sum <=s;
40     carry<=c;
41 end architecture behavioral;

```

Figure 1 - Half Adder

## Task 2 - Full Adder using half adder as components

A full adder consists of two half adders that take in 3 inputs “A”, “B”, and “Cin”. The full adder will output “sum” and “carry”. It is used to add two binary bits along with “cin” from previous addition.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY chan_mengwai_fulladder IS
5  PORT
6  (
7      cin : IN STD_LOGIC;
8      a : IN STD_LOGIC;
9      b : IN STD_LOGIC;
10     sum : OUT STD_LOGIC;
11     cout : OUT STD_LOGIC
12 );
13 END chan_mengwai_fulladder;
14
15 ARCHITECTURE structure OF chan_mengwai_fulladder IS
16
17 COMPONENT chan_mengwai_halfadder
18 PORT(a : IN STD_LOGIC;
19      b : IN STD_LOGIC;
20      sum : OUT STD_LOGIC;
21      carry : OUT STD_LOGIC
22 );
23 END COMPONENT;
24
25 SIGNAL s0 : STD_LOGIC;
26 SIGNAL s1 : STD_LOGIC;
27 SIGNAL c0 : STD_LOGIC;
28
29 BEGIN
30
31 HA0 : chan_mengwai_halfadder
32 PORT MAP(a => cin,
33          b => s0,
34          sum => sum,
35          carry => c0);
36
37 HA1 : chan_mengwai_halfadder
38 PORT MAP(a => a,
39          b => b,
40          sum => s0,
41          carry => s1);
42
43 cout <= s1 OR c0;
44
45 END structure;

```

*Figure 2 - Full Adder*

Meng Wai Chan

Apr 10, 2023

### Task 3 - 4-bit adder using Full Adder

A 4-bit adder adds two 4-bit binary numbers together and produces a 4-bit binary number, it is composed of 4 full adders, each full adder takes 2-bits as inputs to produce the final sum of 4-bit binary numbers.

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY chan_mengwai_4bit_adder IS
5  |   PORT
6  |   (
7  |       a, b : IN  STD_LOGIC_VECTOR(3 downto 0);
8  |       cin : IN  STD_LOGIC;
9  |       sum : OUT STD_LOGIC_VECTOR(3 downto 0);
10 |       carry: OUT STD_LOGIC
11 |   );
12 | END chan_mengwai_4bit_adder;
13
14 | ARCHITECTURE structure OF chan_mengwai_4bit_adder IS
15 | |
16 | | COMPONENT chan_mengwai_fulladder
17 | | | PORT(
18 | | |   cin : IN  STD_LOGIC;
19 | | |   a : IN  STD_LOGIC;
20 | | |   b : IN  STD_LOGIC;
21 | | |   sum : OUT STD_LOGIC;
22 | | |   cout : OUT STD_LOGIC
23 | | | );
24 | | | END COMPONENT;
25 | |
26 | | SIGNAL c1, c2, c3 : STD_LOGIC;
27 | |
28 | | BEGIN
29 | | | Chan_FA1: chan_mengwai_fulladder PORT MAP(
30 | | | |   cin => cin,
31 | | | |   a => a(0),
32 | | | |   b => b(0),
33 | | | |   sum => sum(0),
34 | | | |   cout => c1
35 | | | | );
36 | | |
37 | | | Chan_FA2: chan_mengwai_fulladder PORT MAP(
38 | | | |   cin => c1,
39 | | | |   a => a(1),
40 | | | |   b => b(1),
41 | | | |   sum => sum(1),
42 | | | |   cout => c2
43 | | | | );
44 | | |
45 | | | Chan_FA3: chan_mengwai_fulladder PORT MAP(
46 | | | |   cin => c2,
47 | | | |   a => a(2),
48 | | | |   b => b(2),
49 | | | |   sum => sum(2),
50 | | | |   cout => c3
51 | | | | );
52 | | |
53 | | | Chan_FA4: chan_mengwai_fulladder PORT MAP(
54 | | | |   cin => c3,
55 | | | |   a => a(3),
56 | | | |   b => b(3),
57 | | | |   sum => sum(3),
58 | | | |   cout => carry
59 | | | | );
60 | | |
61 | | | END structure;
62
```

## Task 4 - 4-bit Add-Sub Component

This 4-bit add-sub component is able to take an opcode to decide if it is subtracting in opcode = 1, and adding if opcode = 0. This component also consists of 4 full adders as components.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY chan_mengwai_4bit_add_sub IS
5      PORT
6      (
7          a,b : IN STD_LOGIC_VECTOR(3 downto 0);
8          opCode: IN STD_LOGIC;
9          sum : OUT STD_LOGIC_VECTOR(3 downto 0);
10         carry, overflow: OUT STD_LOGIC
11     );
12 END chan_mengwai_4bit_add_sub;
13
14 ARCHITECTURE structure OF chan_mengwai_4bit_add_sub IS
15
16     COMPONENT chan_mengwai_fulladder
17     PORT(
18         cin : IN STD_LOGIC;
19         a : IN STD_LOGIC;
20         b : IN STD_LOGIC;
21         sum : OUT STD_LOGIC;
22         cout : OUT STD_LOGIC
23     );
24 END COMPONENT;
25
26 SIGNAL c1, c2, c3, c4 : STD_LOGIC;
27 SIGNAL t : STD_LOGIC_VECTOR(3 downto 0);
28
29 BEGIN
30
31     t <= a XOR b;
32
33     Chan_FA1: chan_mengwai_fulladder PORT MAP(
34         cin => opCode,
35         a => a(0),
36         b => t(0),
37         sum => sum(0),
38         cout => c1
39     );
40
41     Chan_FA2: chan_mengwai_fulladder PORT MAP(
42         cin => c1,
43         a => a(1),
44         b => t(1),
45         sum => sum(1),
46         cout => c2
47     );
48
49     Chan_FA3: chan_mengwai_fulladder PORT MAP(
50         cin => c2,
51         a => a(2),
52         b => t(2),
53         sum => sum(2),
54         cout => c3
55     );
56
57     Chan_FA4: chan_mengwai_fulladder PORT MAP(
58         cin => c3,
59         a => a(3),
60         b => t(3),
61         sum => sum(3),
62         cout => c4
63     );
64
65     overflow <= c3 XOR c4;
66     carry <= c4;
67
68 END structure;

```

## Task 5 - Component Package

This package is used to store all components from above, for example half adder, full adder, 4-bit adder, and 4-bit add-sub component is stored for future use.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  package chan_mengwai_package IS
5  component chan_mengwai_halfadder is
6  port (
7      a, b: in std_logic;
8      sum, carry: out std_logic
9  );
10 end component;
11
12 component chan_mengwai_fulladder IS
13 port
14 (
15     cin : IN  STD_LOGIC;
16     a : IN  STD_LOGIC;
17     b : IN  STD_LOGIC;
18     sum : OUT STD_LOGIC;
19     cout : OUT STD_LOGIC
20 );
21 end component;
22
23 component chan_mengwai_4bit_adder IS
24 port
25 (
26     a,b : IN  STD_LOGIC_VECTOR(3 downto 0);
27     cin : IN  STD_LOGIC;
28     sum : OUT STD_LOGIC_VECTOR(3 downto 0);
29     carry: OUT STD_LOGIC
30 );
31 end component;
32
33 component chan_mengwai_4bit_add_sub IS
34 port
35 (
36     a,b : IN  STD_LOGIC_VECTOR(3 downto 0);
37     opCode: IN  STD_LOGIC;
38     sum : OUT STD_LOGIC_VECTOR(3 downto 0);
39     carry, overflow: OUT STD_LOGIC
40 );
41 end component;
42
43 end chan_mengwai_package;
```



## Task 6 - N-bit Add-Sub

N-bit add-sub unit is designed using data flow modeling, this unit is able to generate any number of bits, and it consists of full adder from the package.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use work.chan_mengwai_package.all;
4
5  entity chan_mengwai_nbit_add_sub is
6  generic (
7      N : integer := 8
8  );
9  port (
10     a : in std_logic_vector(N-1 downto 0);
11     b : in std_logic_vector(N-1 downto 0);
12     cin : in std_logic;
13     op : in std_logic;
14     sum : out std_logic_vector(N-1 downto 0);
15     cout : out std_logic
16 );
17 end chan_mengwai_nbit_add_sub;
18
19 architecture dataflow of chan_mengwai_nbit_add_sub is
20     signal carry : std_logic_vector(N-1 downto 0);
21     signal temp : std_logic_vector(N-1 downto 0);
22
23 begin
24     temp <= not b when op = '1' else b;
25
26     Chan_FA0: chan_mengwai_fulladder
27     PORT MAP
28     (
29         cin => cin,
30         a => a(0),
31         b => temp(0),
32         sum => sum(0),
33         cout => carry(0)
34     );
35
36     Chan_generate: for i in 1 to N-1 generate
37         Chan_FA: chan_mengwai_fulladder
38         PORT MAP
39         (
40             cin => carry(i-1),
41             a => a(i),
42             b => temp(i),
43             sum => sum(i),
44             cout => carry(i)
45         );
46     end generate Chan_generate;
47
48     cout <= carry(N-1);
49
50 end dataflow;
51

```

## Task 7 - N-Bit Add-Sub with Flags

For this N-bit Add-Sub unit with flag, we implemented using data flow modeling, with overflow, negative, and zero flags. When overflow occurs the overflow flag will be equal to 1, meaning the output is too big and it does not fit, when negative occurs the negative flag will be equal to 1, meaning the result is a negative number. When zero flags equal to 1 it means the result is equal to 0.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.chan_mengwai_package.all;
5
6
7  entity chan_mengwai_nbit_add_sub_overflow is
8  generic (
9      N : integer := 8
10 );
11 port (
12     a : in std_logic_vector(N-1 downto 0);
13     b : in std_logic_vector(N-1 downto 0);
14     cin : in std_logic;
15     op : in std_logic;
16     sum : buffer std_logic_vector(N-1 downto 0);
17     cout : out std_logic;
18     overflow, zero, negative: out std_logic
19 );
20 end chan_mengwai_nbit_add_sub_overflow;
21
22 architecture dataflow of chan_mengwai_nbit_add_sub_overflow is
23     signal carry : std_logic_vector(N-1 downto 0);
24     signal temp: std_logic_vector(N-1 downto 0);
25
26     begin
27         temp <= not b when op = '1' else b;
28         Chan_FA0: chan_mengwai_fulladder
29         PORT MAP
30         (
31             cin => cin,
32             a => a(0),
33             b => temp(0),
34             sum => sum(0),
35             cout => carry(0)
36         );
37
38         Chan_generate: for i in 1 to N-1 generate
39             Chan_FA: chan_mengwai_fulladder
40             PORT MAP
41             (
42                 cin => carry(i-1),
43                 a => a(i),
44                 b => temp(i),
45                 sum => sum(i),
46                 cout => carry(i)
47             );
48         end generate Chan_generate;
49         cout <= carry(N-1);
50         overflow <= (carry(N-1) xor carry(N-2));
51         zero <= '1' when unsigned(sum) = 0 else '0';
52         negative <= '1' when sum(N-1) = '1' else '0';
53     end dataflow;

```

## Task 9 - LPM Add-Sub

This N-bit LPM Add-Sub unit generated using LPM, is opposite compared to our n-bit add-sub unit, it performs addition when opcode = 0, and subtraction when opcode = 1.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  LIBRARY lpm;
5  USE lpm.all;
6
7  ENTITY chan_mengwai_LPM IS
8  generic (
9      N : integer := 32
10 );
11 PORT
12 (
13     add_sub    : IN STD_LOGIC ;
14     cin        : IN STD_LOGIC ;
15     dataa      : IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
16     datab     : IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
17     cout       : OUT STD_LOGIC ;
18     overflow   : OUT STD_LOGIC ;
19     result     : OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)
20 );
21 END chan_mengwai_LPM;
22
23
24 ARCHITECTURE SYN OF chan_mengwai_LPM IS
25
26     SIGNAL sub_wire0 : STD_LOGIC ;
27     SIGNAL sub_wire1 : STD_LOGIC ;
28     SIGNAL sub_wire2 : STD_LOGIC_VECTOR (N-1 DOWNTO 0);
29
30
31 COMPONENT lpm_add_sub
32 GENERIC (
33     lpm_direction : STRING;
34     lpm_hint      : STRING;
35     lpm_representation : STRING;
36     lpm_type      : STRING;
37     lpm_width     : NATURAL
38 );
39 PORT (
40     add_sub : IN STD_LOGIC ;
41     cin     : IN STD_LOGIC ;
42     dataa   : IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
43     datab  : IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
44     cout    : OUT STD_LOGIC ;
45     overflow : OUT STD_LOGIC ;
46     result  : OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)
47 );
48 END COMPONENT;
49
50 BEGIN
51
52     cout      <= sub_wire0;
53     overflow  <= sub_wire1;
54     result    <= sub_wire2(N-1 DOWNTO 0);
55
56 LPM_ADD_SUB_component : LPM_ADD_SUB
57 GENERIC MAP (
58     lpm_direction => "UNUSED",
59     lpm_hint      => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES",
60     lpm_representation => "SIGNED",
61     lpm_type      => "LPM_ADD_SUB",
62     lpm_width     => N
63 );
64 PORT MAP (
65     add_sub => add_sub,
66     cin    => cin,
67     dataa  => dataa,
68     datab => datab,
69     cout   => sub_wire0,
70     overflow => sub_wire1,
71     result => sub_wire2
72 );
73
74
75
76 END SYN;

```

### III. Simulation

#### 4-Bit Add-Sub and LPM Add-Sub

The following are test bench and simulation for 4-bit add-sub and LPM 4-bit add-sub.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity chan_mengwai_4bit_testbench is
5  |end chan_mengwai_4bit_testbench;
6
7  architecture testbench_4bit of chan_mengwai_4bit_testbench is
8  |
9  |component chan_mengwai_nbit_add_sub_overflow
10 |generic (n: integer := 4);
11 |port (
12 |    a : in std_logic_vector(N-1 downto 0);
13 |    b : in std_logic_vector(N-1 downto 0);
14 |    cin : in std_logic;
15 |    op: in std_logic;
16 |    sum : out std_logic_vector(N-1 downto 0);
17 |    cout : out std_logic;
18 |    overflow, zero, negative : out std_logic
19 |);
20 |end component;
21
22 |-- Entity inputs
23 |signal A : std_logic_vector(3 downto 0);
24 |signal B : std_logic_vector(3 downto 0);
25 |signal Cin : std_logic;
26 |signal Op : std_logic;
27
28 |-- Entity outputs
29 |signal Sum : std_logic_vector(3 downto 0) := (others => '0');
30 |signal Cout : std_logic;
31 |signal Overflow : std_logic;
32 |signal Zero : std_logic;
33 |signal Negative : std_logic;
34
35 |begin
36 |    tb_4bit : chan_mengwai_nbit_add_sub_overflow port map(
37 |        a => A, b => B, cin => Cin, op => Op, sum => Sum,
38 |        cout => Cout, overflow => Overflow, zero => Zero, negative => Negative);
39
40 |process
41 |begin
42 |    --Most Positive N bit integer + 1
43 |    A <= "0111";
44 |    B <= "0001";
45 |    Cin <= '0';
46 |    Op <= '0';
47 |    wait for 200 ns;
48
49 |    -- Most Positive N bit integer - 1
50 |    A <= "0111";
51 |    B <= "0001";
52 |    Cin <= '1';
53 |    Op <= '1';
54 |    wait for 200 ns;
55
56 |    -- Most Negative N bit integer + 1
57 |    A <= "1000";
58 |    B <= "0001";
59 |    Cin <= '0';
60 |    Op <= '0';
61 |    wait for 200 ns;
62
63 |    -- Most Negative N bit integer - 1
64 |    A <= "1000";
65 |    B <= "0001";
66 |    Cin <= '1';
67 |    Op <= '1';
68 |    wait for 200 ns;
69

```


```

69
70      -- Most Positive N bit integer - Most Negative N bit integer
71      A <= "0111";
72      B <= "1000";
73      Cin <= '1';
74      Op <= '1';
75      wait for 200 ns;
76
77      -- Most Positive N bit integer + Most Negative N bit integer
78      A <= "0111";
79      B <= "1000";
80      Cin <= '0';
81      Op <= '0';
82      wait for 200 ns;
83
84      -- Most Positive N bit integer - Most Positive N bit integer
85      A <= "0111";
86      B <= "0111";
87      Cin <= '1';
88      Op <= '1';
89      wait for 200 ns;
90
91      end process;
92  end testbench_4bit;
93
94
95

```

### 1. Most positive 4-bit integer + 1

The most positive 4-bit integer is 0111 in binary and 7 in HEX and when it adds 0001 in binary, the sum is equal to 1000, this overflow occurs and negative occurs since it needs a single bit in front to store negative sign.




Meng Wai Chan

Apr 10, 2023


2. Most positive 4-bit integer - 1

$0111 - 0001 = 0110$  in binary, since there are enough bits to store the sign and number, overflow does not occur.



3. Most Negative 4-bit integer + 1

$$1000 + 0001 = 1001$$




Meng Wai Chan

Apr 10, 2023


4. Most Negative 4-bit integer - 1

$1000 - 1 = 0111$ , overflow occurs.



5. Most positive 4-bit integer - most negative 4-bit integer

$0111 - 1000 = 1111$ , overflow occurs




Meng Wai Chan

Apr 10, 2023


6. Most positive 4-bit integer + most negative 4-bit integer

$$0111 + 1000 = 1111$$



7. Most positive 4-bit integer - most positive 4-bit integer

$0111 - 0111 = 0000$ , since this is equal to zero the zero flag occurs





Meng Wai Chan

Apr 10, 2023

LPM

The following is a LPM 4-bit test bench


```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity chan_mengwai_LPM_4bit_tb is
5  | end chan_mengwai_LPM_4bit_tb;
6
7  architecture testbench_lpm_4bit of chan_mengwai_LPM_4bit_tb is
8  |
9  | component chan_mengwai_LPM
10 |     generic (n: integer := 4);
11 |     port (
12 |         add_sub      : IN STD_LOGIC ;
13 |         cin          : IN STD_LOGIC ;
14 |         dataa        : IN STD_LOGIC_VECTOR (N-1 DOWNT0 0);
15 |         datab        : IN STD_LOGIC_VECTOR (N-1 DOWNT0 0);
16 |         cout         : OUT STD_LOGIC ;
17 |         overflow     : OUT STD_LOGIC ;
18 |         result       : OUT STD_LOGIC_VECTOR (N-1 DOWNT0 0)
19 |     );
20 | end component;
21
22 | -- Entity inputs
23 | signal A : std_logic_vector(3 downto 0);
24 | signal B : std_logic_vector(3 downto 0);
25 | signal Cin : std_logic;
26 | signal Op : std_logic;
27
28 | -- Entity outputs
29 | signal Sum : std_logic_vector(3 downto 0) := (others => '0');
30 | signal Cout : std_logic;
31 | signal Overflow : std_logic;
32
33 | begin
34 |     tb_4bit : chan_mengwai_LPM port map(
35 |         add_sub => Op, cin => Cin, dataa=> A, datab=>B,
36 |         cout => Cout, overflow => Overflow, result => Sum);
37
38 | process
39 |     begin
40 |         --Most Positive N bit integer + 1
41 |         A <= "0111";
42 |         B <= "0001";
43 |         Cin <= '0';
44 |         Op <= '1';
45 |         wait for 100 ns;
46
47 |         -- Most Positive N bit integer - 1
48 |         A <= "0111";
49 |         B <= "0001";
50 |         Cin <= '1';
51 |         Op <= '0';
52 |         wait for 100 ns;
53
54 |         -- Most Negative N bit integer + 1
55 |         A <= "1000";
56 |         B <= "0001";
57 |         Cin <= '0';
58 |         Op <= '1';
59 |         wait for 100 ns;
60
61 |         -- Most Negative N bit integer - 1
62 |         A <= "1000";
63 |         B <= "0001";
64 |         Cin <= '1';
65 |         Op <= '0';
66 |         wait for 100 ns;
67
68 |         -- Most Positive N bit integer- Most Negative N bit integer
69 |         A <= "0111";
70 |         B <= "1000";
71 |         Cin <= '1';
72 |         Op <= '0';
73 |         wait for 100 ns;
74
```

Meng Wai Chan

Apr 10, 2023

```
74
75      -- Most Positive N bit integer+ Most Negative N bit integer
76      A <= "0111";
77      B <= "1000";
78      Cin <= '0';
79      Op <= '1';
80      wait for 100 ns;
81
82      -- Most Positive N bit integer- Most Positive N bit integer
83      A <= "0111";
84      B <= "0111";
85      Cin <= '1';
86      Op <= '0';
87      wait for 100 ns;
88
89      end process;
91  end testbench_lpm_4bit;
93
```

The following is the waveform for LPM, this confirms that our n-bit add-sub unit is correct.



## 32-Bit Add-Sub and LPM Add-Sub

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity chan_mengwai_32bit_testbench is
5  |end chan_mengwai_32bit_testbench;
6
7  architecture testbench_32bit of chan_mengwai_32bit_testbench is
8  |
9  |component chan_mengwai_nbit_add_sub_overflow
10 |generic (n: integer := 32);
11 |port (
12 |    a : in std_logic_vector(N-1 downto 0);
13 |    b : in std_logic_vector(N-1 downto 0);
14 |    cin : in std_logic;
15 |    op: in std_logic;
16 |    sum : out std_logic_vector(N-1 downto 0);
17 |    cout : out std_logic;
18 |    overflow, zero, negative : out std_logic
19 |);
20 |end component;
21
22 |-- Entity inputs
23 |signal A : std_logic_vector(31 downto 0);
24 |signal B : std_logic_vector(31 downto 0);
25 |signal Cin : std_logic;
26 |signal Opcode : std_logic;
27
28 |-- Entity outputs
29 |signal Sum : std_logic_vector(31 downto 0);
30 |signal Cout : std_logic;
31 |signal Overflow : std_logic;
32 |signal Zero : std_logic;
33 |signal Negative : std_logic;
34
35 |begin
36 |    tb_32bit : chan_mengwai_nbit_add_sub_overflow port map(
37 |        a => A, b => B, cin => Cin, op => Opcode, sum => Sum,
38 |        cout => Cout, overflow => Overflow, zero => Zero, negative => Negative);
39
40 |process
41 |begin
42 |    --Most Positive N bit integer + 1
43 |    A <= "01111111111111111111111111111111";
44 |    B <= "00000000000000000000000000000001";
45 |    Cin <= '0';
46 |    Opcode <= '0';
47 |    wait for 200 ns;
48
49 |    -- Most Positive N bit integer - 1
50 |    A <= "01111111111111111111111111111111";
51 |    B <= "00000000000000000000000000000001";
52 |    Cin <= '1';
53 |    Opcode <= '1';
54 |    wait for 200 ns;
55
56 |    -- Most Negative N bit integer + 1
57 |    A <= "10000000000000000000000000000000";
58 |    B <= "00000000000000000000000000000001";
59 |    Cin <= '0';
60 |    Opcode <= '0';
61 |    wait for 200 ns;
62
63 |    -- Most Negative N bit integer - 1
64 |    A <= "10000000000000000000000000000000";
65 |    B <= "00000000000000000000000000000001";
66 |    Cin <= '1';
67 |    Opcode <= '1';
68 |    wait for 200 ns;
69
70 |    -- Most Positive N bit integer- Most Negative N bit integer
71 |    A <= "01111111111111111111111111111111";
72 |    B <= "10000000000000000000000000000000";
73 |    Cin <= '1';
74 |    Opcode <= '1';
75 |    wait for 200 ns;
76
77 |    -- Most Positive N bit integer+ Most Negative N bit integer
78 |    A <= "01111111111111111111111111111111";
79 |    B <= "10000000000000000000000000000000";
80 |    Cin <= '0';
81 |    Opcode <= '0';
82 |    wait for 200 ns;
83


```

Meng Wai Chan

Apr 10, 2023

```
84      -- Most Positive N bit integer- Most Positive N bit integer
85      A <= "01111111111111111111111111111111";
86      B <= "01111111111111111111111111111111";
87      Cin <= '1';
88      Opcode <= '1';
89      wait for 200 ns;
90
91      end process;
92
93  end testbench_32bit;
94
```

The following is the simulation for 32-bits add-sub unit test bench, the result is very similar to 4-bit add-sub test bench.



```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity chan_mengwai_LPM_32bit_tb is
5  |end chan_mengwai_LPM_32bit_tb;
6
7  architecture testbench_lpm_32bit of chan_mengwai_LPM_32bit_tb is
8  |
9  |component chan_mengwai_LPM
10 |    generic (n: integer := 32);
11 |    port (
12 |        add_sub      : IN STD_LOGIC ;
13 |        cin          : IN STD_LOGIC ;
14 |        dataa        : IN STD_LOGIC_VECTOR (N-1 DOWNT0 0);
15 |        datab        : IN STD_LOGIC_VECTOR (N-1 DOWNT0 0);
16 |        cout         : OUT STD_LOGIC ;
17 |        overflow     : OUT STD_LOGIC ;
18 |        result       : OUT STD_LOGIC_VECTOR (N-1 DOWNT0 0)
19 |    );
20 |end component;
21
22 |-- Entity inputs
23 |signal A : std_logic_vector(31 downto 0);
24 |signal B : std_logic_vector(31 downto 0);
25 |signal Cin : std_logic;
26 |signal Op : std_logic;
27
28 |-- Entity outputs
29 |signal Sum : std_logic_vector(31 downto 0) := (others => '0');
30 |signal Cout : std_logic;
31 |signal Overflow : std_logic;
32
33 |begin
34 |    tb_32bit : chan_mengwai_LPM port map(
35 |        add_sub => Op, cin => Cin, dataa=> A, datab=>B,
36 |        cout => Cout, overflow => Overflow, result => Sum);
37
38 |process
39 |begin
40 |    --Most Positive N bit integer + 1
41 |    A <= "01111111111111111111111111111111";
42 |    B <= "00000000000000000000000000000001";
43 |    Cin <= '0';
44 |    Op <= '1';
45 |    wait for 100 ns;
46
47 |    -- Most Positive N bit integer - 1
48 |    A <= "01111111111111111111111111111111";
49 |    B <= "00000000000000000000000000000001";
50 |    Cin <= '1';
51 |    Op <= '0';
52 |    wait for 100 ns;
53
54 |    -- Most Negative N bit integer + 1
55 |    A <= "10000000000000000000000000000000";
56 |    B <= "00000000000000000000000000000001";
57 |    Cin <= '0';
58 |    Op <= '1';
59 |    wait for 100 ns;
60
61 |    -- Most Negative N bit integer - 1
62 |    A <= "10000000000000000000000000000000";
63 |    B <= "00000000000000000000000000000001";
64 |    Cin <= '1';
65 |    Op <= '0';
66 |    wait for 100 ns;
67
68 |    -- Most Positive N bit integer- Most Negative N bit integer
69 |    A <= "01111111111111111111111111111111";
70 |    B <= "10000000000000000000000000000000";
71 |    Cin <= '1';
72 |    Op <= '0';
73 |    wait for 100 ns;



```

```


75      -- Most Positive N bit integer+ Most Negative N bit integer
76      A <= "01111111111111111111111111111111";
77      B <= "10000000000000000000000000000000";
78      Cin <= '0';
79      Op <= '1';
80      wait for 100 ns;
81
82      -- Most Positive N bit integer- Most Positive N bit integer
83      A <= "01111111111111111111111111111111";
84      B <= "01111111111111111111111111111111";
85      Cin <= '1';
86      Op <= '0';
87      wait for 100 ns;
88
89
90      end process;
91
92  end testbench_lpm_32bit;
93

```

The following is the LPM 32-bits simulation, this confirms that our 32-bits is also correct.



Meng Wai Chan  
Apr 10, 2023




Meng Wai Chan

Apr 10, 2023

## Task 10 Waveform

An error was intentionally created in the N-bit add/sub unit using the data flow modeling where the sum is equal to the first input which is not correct.

```
# Time: 0 ps Iteration: 0 Instance: /chan_mengwai_16bit_testbench/t4bit
# ** Note: Error for case (a)
# Time: 20 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Time: 20000 ps
# Time: 20 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Overflow(expected 1):'0'
# Time: 20 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Negative(expected 1):'1'
# Time: 20 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Error for case (b)
# Time: 140 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Time: 140000 ps
# Time: 140 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Overflow(expected 0):'1'
# Time: 140 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Negative(expected 0):'0'
# Time: 140 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Error for case (e)
# Time: 500 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Time: 500000 ps
# Time: 500 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Overflow(expected 1):'0'
# Time: 500 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Negative(expected 1):'1'
# Time: 500 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Error for case (g)
# Time: 740 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Time: 740000 ps
# Time: 740 ns Iteration: 0 Instance: /chan_mengwai_16bit_testbench
# ** Note: Overflow(expected 0):'1'
```





#### **IV. Conclusion**

I gained an important lesson from this lab, which emphasized the significance of commencing with simpler tasks and gradually progressing towards more intricate ones. The lab showcased this principle by starting with a half-adder and then employing it to construct a 1-bit full adder. Later, the 1-bit full adder was utilized to design a 4-bit adder as well as a 4-bit add/sub unit. Additionally, I acquired knowledge of developing an N-bit add/sub unit utilizing data flow modeling techniques. Lastly, I learned to create testbench files to confirm the accuracy of my designs and detect any potential errors.