# **Final Project**

Meng Wai Chan

Professor Gertner

CSc 343

May 13, 2023

# **Tables of Content**

I. Objective	3
II. Description of Specifications and Functionality	3
LPM SRAM of 16 words 32 bits	3
LPM AddSub 32 bits	4
Demux 1 to 2	7
Test Bench	8
Addition of Two Integers X1 + X2 VHDL	10
Subtraction of Two Integers X1 - X2 VHDL	11
Cumulative Sum X1 + X2 + X3 + X4 VHDL	12
Cumulative Subtract X1 - X2 - X3 - X4 VHDL	13
Overflow VHDL	14
III. Simulation	14
Addition of Two Integers X1 + X2	14
Subtraction of Two Integers X1 - X2	15
Cumulative Sum X1 + X2 + X3 + X4	15
Cumulative Subtract X1 - X2 - X3 - X4	16
Overflow	17
IV. Conclusion	17

## I. Objective

The objective of this final test project is to evaluate our ability to use LPM modules generated from Quartus to design and simulate digital computational circuits. The tasks consist of creating a Static Random-Access Memory (SRAM) using LPM with 16 words and 32 bits. Create a Add/Sub digital circuit using LPM to handle 32 bit addition and subtraction using data from a Memory Initialization File (MIF) to execute and test if our circuit is functioning.

## II. Description of Specifications and Functionality

#### LPM SRAM of 16 words 32 bits

Figure 1: SRAM of 16 words 32 bits

```
DEPTH = 16; -- The size of memory in words
WIDTH = 32; -- The size of data in bits
ADDRESS_RADIX = HEX; -- The radix for address values
DATA_RADIX = BIN; -- The radix for data values
CONTENT -- start of (address : data pairs)
REGIN
END;
```

Figure 2: SRAM Memory Initialization File

#### LPM AddSub 32 bits

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
--Top-level entity

ENTITY laddersubtractor2 IS

GENERIC (n : INTEGER := 32);

PORT (

A, B : IN STD_LOGIC_VECTOR(n - 1 DOWNTO 0);
Clock, Reset, Sel, AddSub, Aload, Bload, Zload : IN STD_LOGIC;
Z, Aout, Bout: BUFFER STD_LOGIC_VECTOR(n - 1 DOWNTO 0);

Overflow : OUT STD_LOGIC

:END addersubtractor2;

BARCHITECTURE Behavior OF addersubtractor2 IS

SIGNAL G, M, Areg, Breg, Zreg : STD_LOGIC_VECTOR(n - 1 DOWNTO 0);

SIGNAL SelR, AddSubR, over_flow : STD_LOGIC;
COMPONENT mux2to1

GENERIC (k : INTEGER := 32);
PORT (

V, W : IN STD_LOGIC_VECTOR(k - 1 DOWNTO 0);
Selm : IN STD_LOGIC_VECTOR(k - 1 DOWNTO 0);
Selm : IN STD_LOGIC_VECTOR(k - 1 DOWNTO 0)

;
END COMPONENT megaddsub
FORT (
add_sub : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
result : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
overflow : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
in coverflow : OUT STD_LOGIC_VECTOR(31
```

Figure 3: LPM AddSub 32 bits Part I

```
BEGIN
-- Define flip-flops and registers
PROCESS (Reset, Clock)
3233453663783940142434454678555555788966166366667
                                    GIN

IF Reset = '1' THEN

Areg <= (OTHERS => '0');

Breg <= (OTHERS => '0');

Zreg <= (OTHERS => '0');

SelR <= '0';

AddSubR <= '0';

Overflow <= '0';

ELSIF Clock'EVENT AND Clock = '1' THEN

SelR <= Sel;

AddSubR <= NOT AddSub;

Overflow <= over_flow;

IF Aload = '1' THEN

Areg <= A;
                            BEGIN
              Areg <= A;
              -
                                              Areg <= A,

END IF;

IF Bload = '1' THEN

Breg <= B;

END IF;

IF Zload = '1' THEN

Zreg <= M;
              1
                                               END IF;
                           END IF;
END PROCESS;
-- Define combinational circuit
nbit_addsub : megaddsub
PORT MAP(AddSubR, G, Breg, M, over_flow);
                                     multiplexer :
                                     mux2to1
                           GENERIC MAP(k => n)
PORT MAP(Areg, Z, SelR, G);
Z <= Zreg;
Aout <= Areg;
Bout <= Breg;
                LEND Behavior:
```

Figure 4: LPM AddSub 32 bits Part II

```
-- k-bit 2-to-1 multiplexer LIBRARY ieee; USE ieee.std_logic_1164.ALL;
69
70
71
72
73
74
75
76
77
78
80
81
82
83
84
85
86
87
88
89
      □ENTITY mux2to1 IS

| GENERIC (k : INTEGER := 32);
             PORT (
V, W: IN STD_LOGIC_VECTOR(k - 1 DOWNTO 0);
Selm: IN STD_LOGIC;
             F : OUT STD_LOGIC_VECTOR(k - 1 DOWNTO 0)
);
      LEND mux2to1;
□ARCHITECTURE Behavior OF mux2to1 IS
             PROCESS (V, W, Sellm)
      0-0-10
             BEGIN
                  IF Selm = '0' THEN
                      F <= V;
                  ELSE
                      F <= W;
                  END
                  IF;
END PROCESS;
90
               END Behavior;
```

Figure 5: LPM AddSub 32 bits Part III

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
LIBRARY lpm;
 93
 94
95
 96
97
        USE 1pm.1pm_components.ALL;
       ⊟ENTITY megaddsub IS
 98
               PORT
                   add_sub : IN STD_LOGIC;
dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
datab : IN
 99
100
101
102
103
                   STD_LOGIC_VECTOR (31 DOWNTO 0);
                   result : OUT
104
105
                   STD_LOGIC_VECTOR (31 DOWNTO 0); overflow : OUT
106
                   STD_LOGIC
107
        LEND megaddsub;
108
       ⊟ARCHITECTURE SYN OF megaddsub IS
109
         SIGNAL sub_wire0 : STD_LOGIC;
SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
110
111
112
113
       □COMPONENT 1pm_add_sub
□ GENERIC (
                   lpm_width : NATURAL;
lpm_direction : STRING;
114
115
116
117
                   lpm_type : STRING;
                   lpm_hint :
118
                   STRING
              );
119
```

Figure 6: LPM AddSub 32 bits Part IV

```
120
121
122
123
124
125
126
127
                                    dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
                                    datad : IN STD_LOGIC;
datab : IN STD_LOGIC;
datab : IN STD_LOGIC;
overflow : OUT STD_LOGIC;
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
              - );
-END
128
129
130
131
132
133
134
135
136
137
138
139
140
141
           ⊟COMPONENT;
              BEGIN
                       overflow <= sub_wire0;
result <= sub_wire1(31 DOWNTO 0);
]pm_add_sub_component :
                       1pm_add_sub
GENERIC MAP(
                              GENERIC MAT (
lpm_width => 32,
lpm_direction => "UNUSED",
lom type => "LPM_ADD_SUB",
                              lpm_type => "LPM_ADD_SUB",
lpm_hint => "ONE_INPUT_IS_CONSTANT=NO.CIN_USED=NO")
           PORT MAP(
                                    dataa => dataa,
add_sub => add_sub.
142
143
144
145
146
                                    datab => datab,
                                    overflow => sub_wire0,
result => sub_wire1
           L );
END SYN;
```

Figure 7: LPM AddSub 32 bits Part V

The 32 bits add/subtractor is able to add 32 bits number reading from given data A, and data B and perform operation based on the signal "AddSub", addition if "AddSub" = 0, and subtraction if "AddSub" = 1, this will perform operation when signal "Zload" is called to load the new value to Z based on the "AddSub" signal. Signal "Aload" and "Bload" are used to load value to A and B from the input "SRAM" by using demux to

select which number the SRAM will input into this 32 bit Add/Substractor. The overflow signal is used to alert the user if an overflow occurs.

#### Demux 1 to 2

Figure 8: Demultiplexer 1 to 2

The Demux is used to connect the SRAM to the add/subtractor for reading the value from the SRAM based on a given address.

#### **Test Bench**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
1
2
3
4
5
6
7
8
9
      ⊟entity addersubtractor2_tb is end addersubtractor2_tb;
      □architecture addersubtractor2_tb_arch of addersubtractor2_tb is
10
      COMPONENT sram IS
11
12
13
14
      PORT
                                  : IN STD_LOGIC_VECTOR (3 DOWNTO 0);

: IN STD_LOGIC := '1';

: IN STD_LOGIC_VECTOR (31 DOWNTO 0);

: IN STD_LOGIC;

: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
                       address
15
16
17
                       data
                      wren
                     q
18
19
20
         - );
END COMPONENT;
21
22
23
       □COMPONENT addersubtractor2 IS
□ GENERIC (n : INTEGER := 32);
□ PORT (
                      A, B : IN STD_LOGIC_VECTOR(n - 1 DOWNTO 0);
Clock, Reset, Sel, AddSub, Aload, Bload, Zload : IN STD_LOGIC;
Z, Aout, Bout : BUFFER STD_LOGIC_VECTOR(n - 1 DOWNTO 0);
Overflow : OUT STD_LOGIC
24
25
26
27
       END COMPONENT;
```

Figure 9: Test Bench Part I

Figure 10: Test Bench Part II

```
begin
       sram_inst: sram
port map (
address => address,
clock => clock,
       data => data_in,
wren => '0',
       q => data_out
);
        demux_inst: demux1to2
       port map(
i => data_out,
sel => reg_sel,
       o1 \Rightarrow A,
       o2 \Rightarrow B
        addersubtractor2_inst: addersubtractor2
       addersubtractor2_inst: addersubtractor2
port map(
A => A,
B => B,
Clock => clock,
Reset => Reset,
Sel => Sel,
AddSub => AddSub,
Aload => Aload,Bload => Bload,Zload => Zload,
7 => 7
       Z => Z,
Aout => Aout,
Bout => Bout,
Overflow => Overflow
       process
           beg<u>i</u>n
               clock <= '0';
wait for 5 ns;
clock <= '1';
                wait for 5 ns;
        end process;
```

Figure 11: Test Bench Part III

This Test bench will perform every operation every 5 ns. This testbench file is used to connect all the necessary components together in order to perform addition and subtraction using value within the SRAM.

## Addition of Two Integers X1 + X2 VHDL

```
process
               Ī
   89
                             begin
                                     -- Test Case 1 x1 + x2

-- 100 ns Total

Aload <= '1';

address <= "1010"; -- address 10

wait for 20 ns;
90
91
92
93
94
95
96
97
98
99
                                     wait for 10 ns;
Aload <='0';
wait for 10 ns;
reg_sel <= '1';
address <= "0010"; -- address 2</pre>
                                      wait for 20 ns;
Bload <= '1';
wait for 20 ns;
Bload <= '0';
101
102
102
103
104
105
106
107
108
                                     Zload <='1';
wait for 10 ns;
Zload <= '0';
reg_sel <= '0';
wait for 10 ns;</pre>
109
110
111
112
113
114
115
116
                                     -- Test Case 1 Ended

-- Reset for next Test case

Reset <= '1';

wait for 10 ns;

Reset <= '0';
117
                                      wait for 10 ns;
```

*Figure 12: Add X1 + X2* 

# **Subtraction of Two Integers X1 - X2 VHDL**

*Figure 13: Sub X1 - X2* 

#### **Cumulative Sum X1 + X2 + X3 + X4 VHDL**

```
151 ⊟
                                                 -- Test Case 3 x1 + x2 + x3 + x4
                                               -- 200 ns
Aload <= '1';
address <= "0001"; -- address 1
152
153
154
155
156
157
158
159
160
                                                wait for 20 ns;
                                              wait for 10 ns;
Aload <= '0';
wait for 10 ns;
reg_sel <= '1';
address <= "0010"; -- address 2
wait for 20 ns;
Bload <= '1';
wait for 20 ns;
Bload <= '0';
zload <= '1';
Sel <= '1';
wait for 10 ns;</pre>
161
162
163
164
165
166
167
168
                                             zload <= '0';
address <= "0011"; -- Load data from address 3
wait for 20 ns;
Bload <= '1';
wait for 20 ns;
Bload <= '0';
Zload <= '1';
wait for 10 ns;
zload <='0';
address <= "0100"; -- Load data from address 4
wait for 20 ns;
Bload <= '1';
wait for 20 ns;
Bload <= '1';
wait for 20 ns;
Bload <= '1';
wait for 10 ns;
zload <='1';
wait for 10 ns;
zload <= '0';
reg_sel <= '0';
sel <= '0';
wait for 10 ns;</pre>
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
190
191
                                                -- Test Case 3 Ended
                                                -- Reset for next Test Case
Reset <= '1';
                                               wait for 10 ns;
Reset <= '0';
wait for 10 ns;
194
195
 196
```

Figure 14: Add X1 + X2 + X3 + X4

#### **Cumulative Subtract X1 - X2 - X3 - X4 VHDL**

```
198 
                                                       -- Test Case 4 x1 - x2 - x3 - x4
                                                      -- 210 ns
AddSub <= '1';
199
 200
                                                      wait for 10 ns;
Aload <= '1';
address <= "1101"; -- Load data from address 13
 201
202
203
204
205
                                                   wait for 10 ns;

Wait for 10 ns;

Aload <= '0';

wait for 10 ns;

reg_sel <= '1';

address <= "0011"; -- Load data from address 3

wait for 20 ns;

Bload <= '1';

wait for 20 ns;

Bload <= '1';

sel <= '1';

wait for 10 ns;

zload <= '0';

address <= "0010"; -- Load data from address 2

wait for 20 ns;

Bload <= '1';

wait for 20 ns;

Bload <= '1';

wait for 20 ns;

Bload <= '1';

wait for 20 ns;

Bload <= '0';

zload <= '0';

zload <= '1';

wait for 10 ns;

zload <= '0';

address <= "00010"; -- Load data from address 1

wait for 20 ns;

Bload <= '1';

wait for 10 ns;

zload <= '0';

reg_sel <= '0';

Addsub <= '0';

Sel <= '0';

wait for 10 ns;

wait for 10 ns;
                                                      wait for 20 ns;
206
207
208
209
wait for 10 ns;
                                                     -- Reset for next Test Case
Reset <= '1';
wait for 10 ns;
Reset <= '0';
wait for 10 ns;</pre>
242
243
 244
```

Figure 15: Sub X1 - X2 - X3 - X4

#### **Overflow VHDL**

```
246
247
248
248
Aload <= '1';
address <= "l111"; -- address 16
249
250
251
wait for 10 ns;
Aload <='0';
wait for 10 ns;
254
reg_sel <= '1';
address <= "0001"; -- address 1

wait for 20 ns;
8 load <= '1';
wait for 20 ns;
8 load <= '0';
258
259
260
261
Zload <='1';
wait for 10 ns;
Zload <= '0';
reg_sel <= '0';
wait for 10 ns;
264
265
267
end process;
end process;
```

Figure 16: Overflow

#### III. Simulation

# **Addition of Two Integers X1 + X2**




Figure 17: Add X1 + X2 Simulation

As you can see we first load from address 0000000A into A which is the value 10 in decimal, after we which turn the signal "reg\_sel" to load the second value from address

00000002 into B. then we perform the adding operation by loading their sum into Z. which is 10 + 2 = 12.

# **Subtraction of Two Integers X1 - X2**




Figure 18: Sub X1 - X2 Simulation

This simulation is similar to the Addition as we load the number to A and B, then perform the operation by calling the "Zload" signal, to output the final value into Z.

# Cumulative Sum X1 + X2 + X3 + X4




Figure 19: Add X1 + X2 + X3 + X4 Simulation

This simulation is performing 1 + 2 + 3 + 4. Which respectively are 00000001, 00000002, 00000003. 00000004, addresses from the MIF file, the result 10 is outputted into Z.

# **Cumulative Subtract X1 - X2 - X3 - X4**




Figure 20: Sub X1 - X2 - X3 - X4 Simulation

This simulation is performing 13 - 3 - 2 - 1. Which respectively are 0000000C, 00000003, 00000002, 00000001, addresses from the MIF file, the result 10 is outputted into Z.

#### Overflow




Figure 21: Overflow Simulation

The overflow demonstration is adding the largest possible integer + 1, which is 7FFFFFFF + 00000001 which is 80000000, and the overflow signal is turned into 1.

# IV. Conclusion

In this lab, we used SRAM as a memory to store data at a specified address. The SRAM is connected to a demultiplexer which directs the data to either input A or input B of an adder-subtractor based on the value of the 'reg\_sel' signal. The adder-subtractor uses a MegaAddSub component and a multiplexer to allow for selecting either the output Z or input A values using the 'Sel' signal. By setting the 'Sel' signal, we can select Z, which allows for cumulative addition and subtraction. We tested the circuit using basic arithmetic operations such as addition and subtraction of two numbers, as well as cumulative addition and subtraction. Additionally, we tested the 'Overflow' signal by adding a number to the most positive number, which triggers the 'Overflow' signal to indicate that the result is out of range and cannot be represented using the given number of bits.