Computer Architecture

Yuqiao Meng 2022-1-28

Contents

1	Ove	rview 4
	1.1	Why the prices of two processors differs?
2	_	tal Design 5
	2.1	Abstraction
	2.2	The Digital Abstraction
	2.3	Digital Discipline: Binary Values 6
	2.4	Decimal to Binary Conversion 6
	2.5	Signed Binary Numbers 6
		2.5.1 Sign/Magnitude Numbers 6
		2.5.2 Two's Complement Numbers
	2.6	Logic Gates
	2.7	Logic levels
		2.7.1 Noise Margins
		2.7.2 Transfer Characteristics
	2.8	MOS Transistor
		2.8.1 nMOS
		2.8.2 pMOS
		2.8.3 Why do we need two types of MOS?
	2.9	cMos NAND Gate
	2.10	Pseudo-nMOS Gates
		Power Consumption
		Circuits
		2.12.1 Composition
		2.12.2 Types
		2.12.3 Definitions
		2.12.4 SOP Forms
		2.12.5 POS Forms
		2.12.6 SOP & POS Forms
	2 13	Boolean
	2.10	2.13.1 Axiom
		2.13.2 Theorem
		2.13.3 Simplification methods
	9 14	K-Maps
		Combinational Building Blocks
	∠.15	<u> </u>
		2.15.1 Mutiplexers

		2.15.2 Decoders	21
	2.16	Timing	22
	2.17	Critical paths	24
	2.18	Glitches	24
	2.19	Sequential Logic	24
			24
	2.20		25
		2.20.1 Bistable Circuit	25
		2.20.2 SR Latch	25
		2.20.3 D Latch	26
		2.20.4 D Flip-Flop	26
	2.21	Timing	27
		2.21.1 Input timing constraint	27
		2.21.2 Output timing constraint	27
		2.21.3 Setup Time Constraint	27
		2.21.4 Hold Time Constraint	28
	2.22	Clock Skew	28
		2.22.1 Setup Time Constraint with Skew	29
		2.22.2 Hold Time Constraint with Skew	29
3	Pipe	eline Overview 3	0
	3.1	Simple Processor Pipeline	30
	3.2	Five-Stage Pipeline for a RISC processor	30
	3.3		31
	3.4	Hurdles in Pipelining	31
		3.4.1 Structural Hazard: Resources	31
		3.4.2 Data Hazard: Data dependency	32
		3.4.3 Control Hazard: Branch	32
	3.5	Data Dependency	33
	3.6		33
	3.7	Memory Wall	34
	3.8	Memory Hierarchy Design	34

1 Overview

Intel Xeon Processor



\$13012



\$400

- Xeon Platinum 8380HL
- 28: Cores
- 56: Threads
- Base Frequency: 2.9 GHz
- Max Turbo Frequency: 4.3 GHz
- Cache: 38.5MB
- Max Memory Size: 4.5 TB
- Memory Channels: 6
- Max. Memory Speed: 3200MHz
- Package Size: 77.5 x 56.5mm


- Intel i9-10850K
- 10: Cores
- 20: Threads
- Base Frequency: 3.6 GHz
- Max Turbo Frequency: 5.2 GHz
- Cache: 20MB
- Max Memory Size: 128GB
- Memory Channels: 2
- Max. Memory Speed: 3200MHz
- Package Size: 37.5 x 37.5mm

1.1 Why the prices of two processors differs?

- 1. The prices increase exponentially as the number of Cores and Threads increase. That's because every core has a bad possibility, so the difficult of making a processor with many cores much harder.
- 2. Significant: The memory Chaneels of XEON is three times by i9, which means it has three times as many pins as i9 has.

2 Digital Design

2.1 Abstraction



2.2 The Digital Abstraction

- Most physical variables are continuous
 - Voltage on a wire
 - Frequency of an oscillation
 - Position of a mass
- Digital abstraction considers discrete subset of values

2.3 Digital Discipline: Binary Values

- Two discrete Values:
 - 1's and 0's
 - 1, true, high
 - -0, false, low
- 1 and 0: voltage levels, rotating gears, fluid levels
- Digital circuits use voltage levels to represent 1 and 0

2.4 Decimal to Binary Conversion

Method: repeatedly divided by 2, remainders goes in next most significant bit

$$53_{10} = 53/2 = 26 R1$$
 $26/2 = 13 R0$
 $13/2 = 6 R1$
 $6/2 = 3 R0$
 $3/2 = 1 R1$
 $1/2 = 0 R1$
 $= 110101_{2}$

2.5 Signed Binary Numbers

2.5.1 Sign/Magnitude Numbers

Problems

- Has two 0 values, positive 0 and negative 0
- Addition of a negative and a postive will fail

2.5.2 Two's Complement Numbers

Conversion from positive to negative:

- Invert every bit
- Add 1


2.6 Logic Gates

- AND
- OR
- XOR
- NAND
- NOR
- XNOR

2.7 Logic levels


Discrete voltages represent 1 and 0, but there is noise that will degrade the signal

2.7.1 Noise Margins




- High Noise Margin: $NM_H = V_{OH} V_{IH}$
- Low Noise Margin: $NM_L = V_{OL} V_{IL}$


2.7.2 Transfer Characteristics



2.8 MOS Transistor

- \bullet Polysilicon Gate: control the transistor
- Oxide insulator: keep electrons to form a path for electricity
- Doped Silicon






2.8.1 nMOS


Gate = 0

OFF (no connection between source and drain)



Gate = 1


ON (channel between source and drain)



2.8.2 pMOS


pMOS transistor is opposite

- ON when Gate = 0
- **OFF** when **Gate = 1**




2.8.3 Why do we need two types of MOS?

- nMOS: pass good 0's, so connect source to GND
- pMOS: pass good 1's, so connect source to VDD




2.9 cMos NAND Gate



\boldsymbol{A}	B	P1	P2	N1	N2	Y
0	0	ON	ON	OFF	OFF	1
0	1	ON	OFF	OFF	ON	1
1	0	OFF	ON	ON	OFF	1
1	1	OFF	OFF	ON	ON	0

2.10 Pseudo-nMOS Gates

- Replace pull-up network with weak pMOS transistor that is always on
- Tradeoff: need more energy



2.11 Power Consumption

- Dynamic power consumption: Power to charge transistor gate capacitances
 - $-P_{Dynamic} = \frac{1}{2}CV_{DD}^2 f$
 - f: Frequency
 - $-CV_{DD}^2f$: energy to charge a capacitance
- Static power consumption
 - power consumed when no gates are switching
 - caused by quiescent supply current I_{DD} (there is more and more current leackage for transistor is smaller and smaller, and the distance between source and drain is shorter and shorter, so there is more and more quiescents leaked)

$$-P_{static} = I_{DD}V_{DD}$$

$$\bullet \ P = \frac{1}{2}CV_{DD}^2f + I_{DD}V_{DD}$$

2.12 Circuits

2.12.1 Composition

- \bullet inputs
- outputs
- functional specification
- timing specification

2.12.2 Types

- Combinational
 - Memoryless
 - output \rightarrow current value of inputs
- Sequential
 - has memory
 - output \rightarrow previous and current value of inputs

2.12.3 Definitions

- Complement: variable with a bar over it
 A, B, C
- Literal: variable or its complement $A, \overline{A}, B, \overline{B}, C, \overline{C}$
- Implicant: product of literals
 ABC, AC, BC
- Minterm: product that includes all input variables
 ABC, ABC, ABC
- Maxterm: sum that includes all input variables (A+B+C), $(\overline{A}+B+\overline{C})$, $(\overline{A}+B+C)$

2.12.4 SOP Forms

• Each row has a minterm(products of literals)

				minterm
A	В	Y	minterm	name
0	0	0	$\overline{A} \overline{B}$	m_0
0	1	1	A B	m_1
1	0	0	ΑB	m_2
1	1	1	АВ	m_3

$$Y = F(A, B) = \overline{A}B + AB = \Sigma(1, 3)$$

2.12.5 **POS Forms**

• Each row has a maxterm(sum of literals)

					maxterm
	A	В	Y	maxterm	name
	0	0	0	A + B	M _o
	0	1	1	$A + \overline{B}$	M_1
	(1	0	0	A + B	M_2
	1	1	1	$\overline{A} + \overline{B}$	M_3
\boldsymbol{Y} :	$= \mathbf{F}(\lambda)$	(A, B)	= (A	$(A + B)(\overline{A} + \overline{A})$	$B)=\Pi(0,2)$

2.12.6 SOP & POS Forms

SOP – sum-of-products

0	С	E	minterm
0	0	0	O C
0	1	0	O C
1	0	1	O C
1	1	0	0.0

POS – product-of-sums

	maxterm	Ε	С	0
	0 + C)	0	0	0
E = (O+C)(O+C)(O+C)	$O + \overline{C}$	0	1	0
$=\Pi(0, 1, 3)$	O + C	1	0	1
11(0, 1, 5)	$\overline{O} + \overline{C}$	0	1	(1

 $E = O\overline{C}$

 $=\Sigma(2)$

2.13 Boolean

2.13.1 Axiom

Number	Axiom	Dual	Name
A1	B = 0 if B ≠ 1	B = 1 if B ≠ 0	Binary Field
A2	0 = 1	<u>1</u> = 0	NOT
A3	0 • 0 = 0	1 + 1 = 1	AND/OR
A4	1 • 1 = 1	0 + 0 = 0	AND/OR
A5	0 • 1 = 1 • 0 = 0	1+0=0+1=1	AND/OR

Dual: Replace: • with +

0 with 1

2.13.2 Theorem

#	Theorem	Dual	Name
T6	B•C = C•B	B+C = C+B	Commutativity
T7	(B•C) • D = B • (C•D)	(B + C) + D = B + (C + D)	Associativity
T8	$B \bullet (C + D) = (B \bullet C) + (B \bullet D)$	B + (C•D) = (B+C) (B+D)	Distributivity
Т9	B • (B+C) = B	B + (B•C) = B	Covering
T10	$(B \bullet C) + (B \bullet \overline{C}) = B$	$(B+C) \bullet (B+\overline{C}) = B$	Combining
T11	$(B \bullet C) + (\overline{B} \bullet D) + (C \bullet D) =$ $(B \bullet C) + (\overline{B} \bullet D)$	$(B+C) \bullet (\overline{B}+D) \bullet (C+D) = (B+C) \bullet (\overline{B}+D)$	Consensus

Warning: T8' differs from traditional algebra: OR (+) distributes over AND (•)

2.13.3 Simplification methods

Distributivity (T8, T8')
$$B(C+D) = BC + BD$$

$$B + CD = (B+C)(B+D)$$

Combining (T10)
$$\overrightarrow{PA} + PA = P$$

• Expansion
$$P = P\overline{A} + PA$$

$$A = A + AP$$


• "Simplification" theorem
$$\overline{PA} + A = P + A$$

$$PA + \overline{A} = P + \overline{A}$$

2.14 K-Maps

 $PA + P\overline{A} = P$

Α	В	С	D	Y
0	0		0	1
0	0	0	1	0
0	0	1	1 0	1
0	0	1	1	1
0	0 1 1 1 1 0	1 1 0	1 0	0
0	1	0	1	1
0	1	1	1 0 1 0	1
0	1	1	1	1
1	0	1 1 0	0	1
1	0		1	1
1	0	1	0	1
1	0 0 0	1	1 0 1 0	0
1		0	0	0
0 0 0 0 0 0 0 1 1 1 1 1	1 1 1	0 1 1 0 0	1 0	1 0 1 1 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
1	1	1	0	0
1	1	1	1	0




$$Y = \overline{A}C + \overline{A}BD + A\overline{B}\overline{C} + \overline{B}\overline{D}$$


2.15 Combinational Building Blocks

2.15.1 Mutiplexers


 \lg_2^N bit select input



• Logic use




$$Y = AB$$




2.15.2 Decoders

N inputs, 2^N outputs



• Logic use




A_1	A_0			Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

2.16 Timing


Because of wire resistance and we need time to fully charge the capacity

- t_{pd} Propagation delay: the time from input starting to change to output becoming stable
- \bullet t_{cd} Contamination delay: the time from input starting to change to output starting to change



- Different rising and falling delays
- $\bullet\,$ multiple inputs and outputs
- \bullet circuits slow down when hot

2.17 Critical paths



Critical (Long) Path: $t_{pd} = 2t_{pd_AND} + t_{pd_OR}$ Short Path: $t_{cd} = t_{cd_AND}$

2.18 Glitches

When a single input changes causes an output to change several times


2.19 Sequential Logic


2.19.1 Definitions

- State: influence the future behavior
- Latches and flip-flops
- Synchronous sequential circuits

2.20 State elements

2.20.1 Bistable Circuit







2.20.2 SR Latch

S: set, R: reset

- S: 0, R: 0: previous
- S: 1, R: 0: 1
- S: 0, R: 1: 0
- S: 1, R: 1: invalid




2.20.3 D Latch



- CLK: controls when the output changes
- D: controls what the output changes to

2.20.4 D Flip-Flop




Samples D on rising edge of CLK

2.21 Timing


2.21.1 Input timing constraint

- \bullet t_{setup} : time before clock edge data must be stable
- t_{hold} : time after clock edge data must be stable
- Aperture time t_a : time around clock edge data must be stable



2.21.2 Output timing constraint


- \bullet t_{pcq} : time after clock edge that the output Q is guaranteed to be stable



2.21.3 Setup Time Constraint


- input to register R2 must be stable at least t_{setup} before clock edge
- clock edge time ¿ Q be stable time + propagation time + set up time
- $T_c \ge t_{pcq} + t_{pd} + t_{setup}$

• $t_{pd} \le T_c - (t_{pcq} + t_{setup})$



2.21.4 Hold Time Constraint


- \bullet input to register R2 must be stable at least t_{hold} after clock edge
- hold time; Q1 starts to change time + D2 starts to change time
- $t_{hold} < t_{ccq} + t_{cd}$
- $t_{cd} > t_{hold} t_{ccq}$



2.22 Clock Skew


• Skew: difference between two clock edges

• Perform worst case analysis to guarantee dynamic discipline is not violated for any register



2.22.1 Setup Time Constraint with Skew


- in worst case, CLK2 is earilier than CLK1
- $T_c \ge t_{pcq} + t_{pd} + t_{setup} + t_{skew}$
- $t_{pd} \le T_c (t_{pcq} + t_{setup} + t_{skew})$



2.22.2 Hold Time Constraint with Skew


• in worst case, CLK2 is later than CLK1

- $t_{hold} + t_{skew} < t_{ccq} + t_{cd}$
- $t_{cd} > t_{hold} + t_{skew} t_{ccq}$



3 Pipeline Overview

3.1 Simple Processor Pipeline



3.2 Five-Stage Pipeline for a RISC processor

• IF(Instruction Fetch)


- ID(Instruction Decode/Register Fetch)
- EX(Execution/Effective address)
- MEM(Memorry access): store instruction
- WB(Write-back): write the result back into the REGISTER FILE

3.3 CPU Block Diagram

3.4 Hurdles in Pipelining


3.4.1 Structural Hazard: Resources

- All the overlapped instructions in pipeline requires pipelining of functional units and duplication of resources
- Resource conflict can happen when some combination of instructions cannot be accommodated.




3.4.2 Data Hazard: Data dependency

- All the instructions after the DADD use the result of DADD
- The value of R1 is ready at WB stage of DADD, but DSUB needs it at its ID stage



3.4.3 Control Hazard: Branch




- Branch may change or not change the PC
- Which instruction to fetch after the branch?
- IF stalls until the branch condition is evaluated.

3.5 Data Dependency


- True-dependence(pure-dependence, flow-dependence): an instruction depends on the result of a previous instruction
- Anti-dependence: an instruction requires a value that is later updated (because we are not executing instructions in order)
- Output-dependence: the ordering of instructions affects the final ouput result

3.6 Out-of-order pipelnine




- Instruction fetching do its job in order.
- Then put these instructions into a window
- When a instruction in the window gets ready, execute pipeline executes it

3.7 Memory Wall



- Reason: The growing disparity of speed between CPU and main memory
- Given this trend, memory would become a performance bottleneck

3.8 Memory Hierarchy Design



- Large memory is slow
- processor wants large and fast memory
- Solution: take advantage of locality