# SoC wave generation design



#### Names

Ahmed Mahmoud Ahmed Saady

Bassem EL-sherif

Menna Tallah Mater

Passant Samir



## Agenda

- Overview on AXI
- Architecture
- Interfacing
- VHDL Core and Process
- Functionality of wave generator
- Algorithm of wave generator
- Reports of ISE




## Tools

- 1- Xilinx Platform Studio
- 2- Xilinx ISE
- 3- Xilinx SDK
- 4- ISimulator



AXI






## AXI

Interface	Features	Burst	Data Width
AXI4	Traditional address/Data Burst	UP to 256	32 to 1024 bits
AXI4-Stream	Data-only-Burst unidirectional	Unlimited	Any Number
AXI4-Lite	Traditional address Single address, Single data	1	32 or 64 bits




### Architecture






## Interfacing







#### **Process**






## **VHDL** Core







#### Functionality of wave generator




To generate wave in digital form:

The frequency which is used to sample the wave should be at least the double of frequency of generated wave

According to Nyquist theory fs > 2f.



#### Algorithm of wave generator



1/24/2021


11



#### Architecture of wave generator



#### Proposed design






#### simulation of wave generator

Case (1): f1,f2 <fs f\_system = 100 MHz

-f1 = 5 MHz , n1 = 100/5 = 20 , y1 = 51


- f2 = 1 MHz, n2 = 100, y1 = 10.





#### simulation of wave generator


Case (2): test bench
Different cases (regions)





#### simulation of wave generator

#### Micro Blaze






## Reports of ISE

Device Utilization Summary [_						
Slice Logic Utilization	Used	Available	Utilization	Note(s)		
Number of Slice Registers	148	54,576	1%			
Number used as Flip Flops	148					
Number used as Latches	0					
Number used as Latch-thrus	0					
Number used as AND/OR logics	0					
Number of Slice LUIS	949	27,288	3%			
Number used as logic	895	27,288	3%			
Number using O6 output only	696					
Number using O5 output only	68					
Number using O5 and O6	131					
Number used as ROM	0					
Number used as Memory	0	6,408	0%			
Number used exclusively as route-thrus	54					
Number with same-slice register load	0					
Number with same-slice carry load	54					
Number with other load	0					
Number of occupied Slices	308	6,822	4%			
Number of MUXCYs used	484	13,644	3%			
Number of LUT Flip Flop pairs used	952					
Number with an unused Flip Flop	804	952	84%			
Number with an unused LUT	3	952	1%			
Number of fully used LUT-FF pairs	145	952	15%			
Number of unique control sets	9					
Number of slice register sites lost to control set restrictions	52	54,576	1%			
Number of bonded <u>IOBs</u>	41	296	13%			
Number of RAMB 16BWERs	0	116	0%			
Number of RAMB8BWERs	0	232	0%			
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%			
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%			
Number of BUFG/BUFGMUXs	1	16	6%			
Number used as BUFGs	1					



#### Reports of ISE



## THANK YOU