
PCI (Peripheral Component Interconnect)


Presented by


- Aya Attia
- Menna Mater
- Yousef Latif


PCI Target Architecture





Address Generator Simulation Results













PCI Target Finite state
Machine




Read Memory and Write (Increment Mode)

Termination from master




Read Memory and Write (Increment Mode)


Termination from target




Read Line (Reserved Mode)




Read Line (Increment Mode)




Read Line (Wrap Mode)



Read Multiple (Increment Mode)



Read Multiple (Wrap Mode)



Thank You

