



if $\mu_n = 3\mu_p$, find all the delays at node y where the output of NOR3 gate drives h identical NAND2 gates (single input),




if $\mu_n = 3\mu_p \rightarrow R_n = R_p/3$
 $P_{MOS} \rightarrow 3P/V_{dp}, \therefore P_p = 3P_n = 3R$
 $N_{MOS} \rightarrow P/V_{dn}$

$R_{rise} = R_{fall} = R$
 worst case (1 nmos on)

$3 \times \frac{3R}{V_d} = \frac{R}{V_n} = R$

$\Rightarrow V_p = 3, V_n = 1$

NOR3



$R_{rise} = R_{fall} = R$



worst case (1 pmos on)

$\frac{3R}{V_d} = \frac{2P}{V_n} = R$

$\therefore V_p = 3, V_n = 2$


NAND2

2nd case:




$3e + 2e = 5e$ from each NAND2 get single input
↓
total = $5eh$

tedr : best case



$$tedr = R_c(12 + 5h)$$

t_{pdr} : worst case




$$t_{pdr} = R(12\tau + 5\tau_h) + \frac{R}{3} \times C + \left(\frac{R}{3} + \frac{R}{3}\right) \times C$$

$$= RC(21 + 5\tau_h)$$

Same for Re Delay & Elmore Delay mode)

main propagation path


t_{cdf} :



$$t_{cdf} = \frac{R}{3} (12\tau + 5\tau_h)$$

$$= RC(4 + \frac{5}{3}\tau_h)$$

t_{pdf} :



Elmore

$$t_{pdf} = R(12e + 5eh) + R \times 2C + R \times 2C$$

$$t_{pdf} = R(30 + 5h)$$

Re delay

$$t_{pdf} = R(12e + 5eh) + (R + \frac{R}{3})2C + (R + \frac{R}{3} + \frac{R}{3})2C$$

$$= R(12 + 5h) + 12R + 15R$$

$$t_{pdf} = R(39 + 5h)$$

*** For NAND gate t_{pdf} is different for Re delay & Elmore delay. And for NOR gate t_{pdf} is different for Re delay & Elmore Delay.