## Processor - Assignment 2 Report

#### Introduction:

For clarity reason I have decided to give an overview of my solution along with the actual VHDL code and test benches. These first two pages will provide a general overview of and the extent of completion of the assignment, then followed by the VHDL code itself.

For this assignment I had completed the previous two assignments which were giving to us. Therefore most of this existing code provided a good starting point for the processor. ol have already submitted both the two previous which included the smaller components and their test benches, therefore I felt it necessary to include them in this assignments. Below is a check list tasks giving to us by Michael Manzke and an indication as to its completion.

#### Check List:

- -Increase the number of registers in the register-file from 8 to 9. Completed
- -Add an additional select bit for the two multiplexers (Bus A and Bus B) and the destination decoder. These are separate signals (TD, TA, TB) from the Control Memory. Completed
- -Consequently adjust all components of the Datapath (e.g. MUXs in the register-file, decoder in the Register file, Arithmetic/logic Unit, Shifter and MUXs) are 16 bit operations. Completed
- -Add and test Memory M ( $512 \times 16$ ) and Control Memory ( $256 \times 28$ ) to your project. MUX M will feed 16 bit addresses from ether the Bus A or the PC into the Memory M entity but only the 9 least significant address bits will be used to index into the array. This restricts the memory size to 512. Completed
- -Implement all the components shown in Figure 1 on page 3. Completed
- -Design reset logic for PC and CAR registers. This will enable you to start your program. Completed
- -Write microprogramms for the Control Memory that implement the following instructions: ADI, LD, SR, INC, NOT, ADD, unconditional jump, and conditional branch (only one condition). Partially Completed
- -Write machine code for the Memory M that demonstrates the use of the following instructions:
- o ADI, LD, SR, INC, NOT, ADD, unconditional jump, and conditional branch (only one condition). Partially Completed

As you can see from the above I had was able to design the overall schematic of the processor and connect all its component in accordance, however I could only compete some of the machine code instructions. It was not a problem with my processor but however with the control memories implementation.

#### Microprogrammes Control:

All components were completed and connected accordingly

#### Datapath:

All components were completed and connected accordingly.

## Memory:

All components were completed and connected accordingly.

#### Processor:

Unfortunately when connecting the three main sections of the processor I ran into some difficulties when trying to implement the micro-operations. Many of the signals coming out of the micro operational section would be undefined when it reached the data path, for example:

For a quite some time the DR and SA signals out of my Instruction register would be set correctly from the input from memory, however these DR and SA inputs would be undefined when reaching the register file.

Although this problem was fixed, it arose in many other occasions, and these undefined signals caused problems in the overall running of the processor.

I believe that this is just a signal mapping error and had I had a little bit more time, I could have fixed it and it would've worked with my already existing micro-operations.

Please find the VHDL code on the next page, accompanied with some test benches and screenshots.

#### VHDL Code

#### Processor:

```
entity Processor is
    Port ( CLK : in STD LOGIC;
             RESET : in STD LOGIC);
end Processor;
     architecture Behavioral of Processor is
component MicroprogrammedControl is
    Port ( Reset : in STD LOGIC;
                oVerflow : in STD_LOGIC;
             Carry : in STD_LOGIC;
             Negative : in STD_LOGIC;
             Zero : in STD_LOGIC;
                CLK : in STD LOGIC;
             IRInput : in STD_LOGIC_VECTOR (15 downto 0);
             TD : out STD_LOGIC;
TA : out STD_LOGIC;
TB : out STD_LOGIC;
                DR : out STD_LOGIC_VECTOR (2 downto 0);
SA : out STD_LOGIC_VECTOR (2 downto 0);
                SB : out STD LOGIC VECTOR (2 downto 0);
             MB : out STD_LOGIC;
             FS1 : out STD LOGIC VECTOR (4 downto 0);
             MD : out STD LOGIC;
             RW : out STD LOGIC;
             MM : out STD LOGIC;
             MW : out STD LOGIC;
             PCout : out STD LOGIC VECTOR (15 downto 0));
end component;
component Datapath is
    Port (
                 PC : in STD LOGIC VECTOR (15 downto 0);
             DataIn : in STD LOGIC VECTOR (15 downto 0);
                Selector: in STD LOGIC VECTOR (19 downto 0);
             DR: in STD_LOGIC_VECTOR (2 downto 0);
SA: in STD_LOGIC_VECTOR (2 downto 0);
SB: in STD_LOGIC_VECTOR (2 downto 0);
fs: in STD_LOGIC_VECTOR (4 downto 0);
AdressOut: out STD_LOGIC_VECTOR (15 downto 0);
             Answer : out STD LOGIC VECTOR (15 downto 0);
                MM : in STD LOGIC;
                MD : in STD LOGIC;
                MB : in STD LOGIC;
                RW : in STD LOGIC;
                reset : in STD LOGIC;
                CLK : in STD LOGIC;
                V : OUT STD LOGIC;
                C : OUT STD LOGIC;
                N : OUT STD LOGIC;
                 Z : OUT STD LOGIC;
             ConstantIn : in STD LOGIC VECTOR (15 downto 0));
end component;
```

```
component Memory_M is
    Port ( address : in STD LOGIC VECTOR (15 downto 0);
           write data : in STD LOGIC VECTOR (15 downto 0);
           MemWrite : in STD LOGIC;
           read data : out STD LOGIC VECTOR (15 downto 0));
end component;
signal memOutput, pcoutS, bSignal, aSignal, PCsignal : STD LOGIC VECTOR(15
signal mbS, mdS, rwS, mmS, mwS, Vs, Cs, Zs, mds1, taS, tdS, tbS, Ns : STD LOGIC;
signal fs1S : std logic vector(4 downto 0);
signal saS, sbs, drS : STD LOGIC VECTOR(2 downto 0);
signal selectorS : STD LOGIC VECTOR(19 downto 0);
begin
--port maps
microControl: MicroprogrammedControl PORT MAP (
       Reset => Reset,
        oVerflow => Vs,
      Carry => Cs,
      Negative => Ns,
      Zero => Zs,
       CLK => CLK,
      IRInput => memOutput,
      TD \implies tdS,
      TA => taS,
      TB \implies tbS,
       DR => drs,
       SA => sas,
       SB => sbs,
      MB \implies mbS
      FS1 => fs1S,
      MD => mdS,
      RW => rwS,
      MM => mmS,
      MW => mwS,
      PCout => pcoutS
 );
--selectorS(19 downto 17) <= drS;
--selectorS(16 downto 14) <= saS;
--selectorS(13 downto 11) <= sbs;
--selectorS(7) <= mbS;</pre>
--selectorS(9 downto 5) <= fs1S;
--selectorS(1) <= mdS1;</pre>
selectorS(0) <= rwS;</pre>
 dPath : Datapath PORT MAP (
              PC => PCSignal,
               DataIn => memOutput,
              Selector => selectorS, ---tda + ta +tb etc......
              DR => drs,
              SA => sas,
              SB => sbs,
              MB \implies mbs,
              MD \implies mds,
              FS => fs1s,
           AdressOut => aSignal,
           Answer => bSignal,
              MM => mmS,
              RW => rws,
              reset =>reset,
              CLK => CLK,
```

```
V \implies vS,
              C \Rightarrow cS
              N \Rightarrow nS
              Z \implies zS,
           ConstantIn =>"000000000000000"
);
 mem : Memory M PORT MAP (
   address = aSignal,
   write data => bSignal,
  MemWrite => selectorS(0),
  read data => memOutput
 );
end Behavioral;
TESTBENCH:
ENTITY Processor tb IS
END Processor tb;
ARCHITECTURE behavior OF Processor tb IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT Processor
    PORT (
         CLK : IN std logic;
         RESET : IN std logic
    END COMPONENT;
   --Inputs
   signal CLK : std logic := '0';
   signal RESET : std_logic := '0';
   -- Clock period definitions
   constant CLK_period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: Processor PORT MAP (
          CLK => CLK,
          RESET => RESET
        );
   -- Clock process definitions
   CLK process :process
   begin
        CLK <= '0';
        wait for CLK_period/2;
        CLK <= '1';
        wait for CLK_period/2;
   end process;
   -- Stimulus process
```

```
stim_proc: process
begin
   -- hold reset state for 100 ns

   reset <= '1';
   wait for CLK_period;
   reset <= '0';
   wait for CLK_period;
   wait;
end process;</pre>
```

END;



## Microprocessor

CAR:

```
entity CAR is
    Port ( dataIn : in STD_LOGIC_VECTOR (7 downto 0);
```

```
CLK : in STD logIC;
           flag : in STD_LOGIC;
    reset : in STD LOGIC;
              outputC : out STD LOGIC VECTOR (7 downto 0)
              );
end CAR;
architecture Behavioral of CAR is
COMPONENT Ripple Adder is
    port( a : in STD LOGIC VECTOR (15 downto 0);
         b : in STD LOGIC VECTOR (15 downto 0);
         S : out STD LOGIC VECTOR (15 downto 0);
         Cout : out STD LOGIC;
         Cin : in STD LOGIC
        );
end component;
COMPONENT reg16
PORT (
        D: IN std logic vector(15 downto 0);
        load : IN std logic;
        CLK : IN std logic;
        Q : OUT std logic vector (15 downto 0)
    );
END COMPONENT;
signal Binput, adderOutput, reg0_q, dData : STD_LOGIC_VECTOR(15 downto 0);
signal cout, Cin, load reg0: STD LOGIC;
begin
ripple increment : Ripple Adder PORT MAP (
    a => reg0 q,
    b => Binput,
    Cin => Cin,
    S => adderOutput,
    cout => cOut
    );
reg00: reg16 PORT MAP(
    D => Ddata,
    load => load reg0,
    CLK => CLK,
    Q => reg0 q
    );
Binput <="0000000000000000";</pre>
Cin <= '1';
load_reg0 <= '1';</pre>
cOut <='0';
Ddata <= "0000000000000000" when (reset = '1') else
"00000000" &dataIn when(flag = '0') else adderoutput;
outputC <= reg0 q(7 downto 0); --increment whats in reg
```

Ob	oject	t Name	Value	Data Type
⊳	·	datain[7:0]	11000000	Агтау
	16	dk	0	Logic
	Щ	flag	1	Logic
	11	reset	0	Logic
Þ		outputc[7:0]	00000011	Array
b.	-6	binput[15:0]	00000000000000000	Array
Þ	-6	adderoutput[	00000000000000100	Array
D	-6	reg0_q[15:0]	0000000000000011	Агтау
Þ	-6	ddata[15:0]	00000000000000100	Array
	16	cout	0	Logic
	l	cin	1	Logic
	16	load_reg0	1	Logic

## Control Memory:

```
entity control memory is
    Port ( IN_CAR : in STD_LOGIC_VECTOR (7 downto 0);
           NA : out STD_LOGIC_VECTOR (7 downto 0);
           MS1 : out STD_LOGIC_VECTOR (2 downto 0);
           MC : out STD_LOGIC;
IL : out STD_LOGIC;
PL : out STD_LOGIC;
              PI : out std logic;
           TD : out STD LOGIC;
           TA : out STD LOGIC;
           TB : out STD LOGIC;
           MB : out STD LOGIC;
           FS1 : out STD_LOGIC VECTOR (4 downto 0);
           MD : out STD LOGIC;
           RW : out STD LOGIC;
              MW : out std logic;
           MM : out STD LOGIC);
end control memory;
architecture Behavioral of control memory is
type mem array is array(0 to 255) of std logic vector(27 downto 0);
begin
memory_m: process(IN_CAR)
variable control_mem : mem_array:=(
 "110000000010000001000100100", --000 ADI
 "11000000010000000000001100", --001 LD
 "11000000001000000000000001", --002 ST
"1100000001000000000000100", --003 INC
 "110000000100000000011100100", --004 NOT
 "1100000000100000000000011000", --005 ADD
 "1100000000100010000000000000", --006 --Branch nextAddress = execute
 "000000000000000000000000000", --007
 "0000000000000000000000000000", --008
 "00000000000000000000000000", --009
 "0000000000000000000000000000", --010
 "000000000000000000000000000", --011
 "00000000000000000000000000", --012
 "00000000000000000000000000000", --013
 "000000000000000000000000000", --014
 "0000000000000000000000000000", --015
 "000000000000000000000000000", --016
 "0000000000000000000000000000", --017
 "000000000000000000000000000", --018
```

```
"0000000000000000000000000000", --019
"0000000000000000000000000000", --020
"0000000000000000000000000000", --021
"0000000000000000000000000000", --022
"0000000000000000000000000000", --023
"0000000000000000000000000000", --024
"00000000000000000000000000000", --025
"000000000000000000000000000", --026
"000000000000000000000000000", --027
"000000000000000000000000000", --028
"000000000000000000000000000", --029
"000000000000000000000000000", --030
"000000000000000000000000000", --031
"000000000000000000000000000", --032
"00000000000000000000000000", --033
"0000000000000000000000000", --034
"00000000000000000000000000", --035
"00000000000000000000000000", --036
"0000000000000000000000000", --037
"00000000000000000000000000", --038
"00000000000000000000000000", --039
"0000000000000000000000000000", --040
"0000000000000000000000000000", --041
"0000000000000000000000000000", --042
"0000000000000000000000000000", --043
"000000000000000000000000000", --044
"000000000000000000000000000", --045
"0000000000000000000000000000", --046
"000000000000000000000000000", --047
"0000000000000000000000000000", --048
"0000000000000000000000000000", --049
"000000000000000000000000000", --050
"000000000000000000000000000", --051
"00000000000000000000000000000", --052
"000000000000000000000000000", --053
"00000000000000000000000000", --054
"00000000000000000000000000", --055
"000000000000000000000000", --056
"0000000000000000000000000", --057
"00000000000000000000000000", --058
"000000000000000000000000000", --060
"0000000000000000000000000000", --061
"0000000000000000000000000000", --062
"000000000000000000000000", --063
"00000000000000000000000000", --064
"00000000000000000000000000", --065
"000000000000000000000000000", --066
"000000000000000000000000000", --067
"000000000000000000000000000", --068
"0000000000000000000000000000", --069
"0000000000000000000000000000", --070
"000000000000000000000000000", --071
"000000000000000000000000000", --072
"00000000000000000000000000000", --073
"0000000000000000000000000000", --074
"00000000000000000000000000000", --075
"00000000000000000000000000000", --076
"000000000000000000000000000", --077
"000000000000000000000000000", --078
```

```
"0000000000000000000000000000", --079
"000000000000000000000000000", --080
"0000000000000000000000000000", --081
"00000000000000000000000000000", --082
"0000000000000000000000000000", --083
"000000000000000000000000000", --084
"0000000000000000000000000000", --085
"00000000000000000000000000", --086
"00000000000000000000000000", --087
"00000000000000000000000000", --088
"0000000000000000000000000000", --089
"0000000000000000000000000000", --090
"000000000000000000000000000", --091
"00000000000000000000000000", --092
"0000000000000000000000000", --093
"00000000000000000000000000", --094
"00000000000000000000000000", --095
"00000000000000000000000000", --096
"0000000000000000000000000000", --098
"0000000000000000000000000000", --099
"00000000000000000000000000000", --100
"000000000000000000000000000", --101
"0000000000000000000000000000", --102
"00000000000000000000000000000", --103
"0000000000000000000000000000", --104
"00000000000000000000000000000", --105
"00000000000000000000000000000", --106
"000000000000000000000000000", --107
"00000000000000000000000000000", --108
"00000000000000000000000000000", --109
"0000000000000000000000000000", --110
"000000000000000000000000000", --111
"000000000000000000000000000", --112
"000000000000000000000000000", --113
"000000000000000000000000000000", --114
"000000000000000000000000000", --115
"00000000000000000000000000", --116
"00000000000000000000000000", --117
"000000000000000000000000000", --118
"0000000000000000000000000", --119
"0000000000000000000000000000", --120
"0000000000000000000000000000", --121
"000000000000000000000000000", --122
"0000000000000000000000000000", --123
"00000000000000000000000000000", --124
"0000000000000000000000000000", --125
"0000000000000000000000000000", --126
"0000000000000000000000000000", --127
"0000000000000000000000000000", --128
"000000000000000000000000000000", --129
"00000000000000000000000000000", --130
"000000000000000000000000000", --131
"00000000000000000000000000000", --132
"00000000000000000000000000000", --133
"000000000000000000000000000000", --134
"000000000000000000000000000000", --135
"000000000000000000000000000000", --136
"0000000000000000000000000000", --137
"0000000000000000000000000000", --138
```

```
"0000000000000000000000000000", --139
"0000000000000000000000000000", --140
"000000000000000000000000000", --141
"0000000000000000000000000000", --142
"00000000000000000000000000000", --143
"0000000000000000000000000000", --144
"0000000000000000000000000000", --145
"000000000000000000000000000", --146
"00000000000000000000000000", --147
"000000000000000000000000000", --148
"0000000000000000000000000000", --149
"0000000000000000000000000000", --150
"000000000000000000000000000", --151
"0000000000000000000000000000", --152
"000000000000000000000000000", --153
"00000000000000000000000000", --154
"000000000000000000000000000", --155
"000000000000000000000000000", --156
"000000000000000000000000000", --157
"000000000000000000000000000", --158
"0000000000000000000000000000", --159
"0000000000000000000000000000", --160
"00000000000000000000000000000", --161
"00000000000000000000000000000", --162
"00000000000000000000000000000", --163
"00000000000000000000000000000", --164
"0000000000000000000000000000", --165
"000000000000000000000000000", --166
"00000000000000000000000000000", --167
"00000000000000000000000000000", --168
"0000000000000000000000000000", --169
"000000000000000000000000000", --170
"000000000000000000000000000", --171
"000000000000000000000000000", --172
"000000000000000000000000000000", --173
"000000000000000000000000000", --174
"000000000000000000000000000", --175
"00000000000000000000000000", --176
"000000000000000000000000000", --177
"00000000000000000000000000", --178
"0000000000000000000000000000", --179
"0000000000000000000000000000", --180
"0000000000000000000000000000", --181
"00000000000000000000000000", --182
"0000000000000000000000000000", --183
"000000000000000000000000000", --184
"0000000000000000000000000000", --185
"0000000000000000000000000000", --186
"0000000000000000000000000000", --187
"00000000000000000000000000000", --188
"00000000000000000000000000000", --189
"0000000000000000000000000000", --190
"0000000000000000000000000000", --191
"11000001000011000000000000010", --192 fetch
"00000000011000000000000000", --193 execute
"00000000000000000000000000000", --194
"000000000000000000000000000000", --195
"0000000000000000000000000000", --196
"0000000000000000000000000000", --197
```

```
"0000000000000000000000000000", --198
"000000000000000000000000000000", --199
"0000000000000000000000000000", --200
"00000000000000000000000000000", --201
"0000000000000000000000000000", --202
"00000000000000000000000000000", --203
"0000000000000000000000000000", --204
"000000000000000000000000000", --205
"000000000000000000000000000", --206
"000000000000000000000000000", --207
"00000000000000000000000000000", --208
"0000000000000000000000000000", --209
"000000000000000000000000000", --210
"0000000000000000000000000000", --211
"0000000000000000000000000000", --212
"0000000000000000000000000000", --213
"00000000000000000000000000", --214
"000000000000000000000000000", --215
"000000000000000000000000000", --216
"000000000000000000000000000", --217
"000000000000000000000000000", --218
"00000000000000000000000000000", --219
"0000000000000000000000000000", --220
"00000000000000000000000000000", --221
"00000000000000000000000000000", --222
"000000000000000000000000000", --223
"0000000000000000000000000000", --224
"00000000000000000000000000000", --225
"00000000000000000000000000000", --226
"00000000000000000000000000000", --227
"00000000000000000000000000000", --228
"0000000000000000000000000000", --229
"000000000000000000000000000", --230
"00000000000000000000000000000", --232
"000000000000000000000000000", --232
"000000000000000000000000000", --233
"00000000000000000000000000", --234
"0000000000000000000000000", --235
"00000000000000000000000000", --236
"000000000000000000000000000", --237
"00000000000000000000000000000", --239
"00000000000000000000000000000", --240
"0000000000000000000000000000", --241
"0000000000000000000000000", --242
"0000000000000000000000000000", --243
"00000000000000000000000000", --244
"0000000000000000000000000000", --245
"0000000000000000000000000000", --246
"000000000000000000000000000000", --247
"00000000000000000000000000000", --248
"0000000000000000000000000000", --249
"0000000000000000000000000000", --250
"0000000000000000000000000000", --251
"00000000000000000000000000000", --252
"000000000000000000000000000", --253
"000000000000000000000000000", --254
"0000000000000000000000000" --255
```

```
);
variable addr : integer;
variable control out : std logic vector(27 downto 0);
begin
addr := conv integer(IN CAR);
control out := control mem(addr);
MW <= control out(0);
MM <= control out(1);</pre>
RW <= control out(2);
MD <= control out(3);
FS1 <= control out(8 downto 4); MB <= control out(9);
TB <= control out(10);
TA <= control out(11);
TD <= control out(12);
PL <= control_out(13);</pre>
PI <= control out(14);
IL <= control_out(15);</pre>
MC <= control_out(16);</pre>
MS1 <= control out(19 downto 17); NA <= control out(27 downto 20); end process;
end Behavioral;
Extend:
entity extend is
    Port ( DR : in STD LOGIC VECTOR (2 downto 0);
           SB : in STD LOGIC VECTOR (2 downto 0);
           Z : out STD LOGIC VECTOR (15 downto 0));
end extend;
architecture Behavioral of extend is
begin
    Z(15 downto 6) <= "00000000000" when(DR(2) ='0') else</pre>
    "1111111111";
    Z (5 downto 3) <= DR;
    Z(2 \text{ downto } 0) \le SB;
end Behavioral;
Instruction Register:
entity InstructionRegister is
    Port ( dataIn : in STD_LOGIC_VECTOR (15 downto 0);
           IL : in STD_LOGIC;
```

```
opCode : out STD LOGIC VECTOR (6 downto 0);
               CLK : in STD LOGIC;
            DR : out STD_LOGIC_VECTOR (2 downto 0);
SA : out STD_LOGIC_VECTOR (2 downto 0);
SB : out STD_LOGIC_VECTOR (2 downto 0));
end InstructionRegister;
architecture Behavioral of InstructionRegister is
component reg16
port(
    D: IN std logic vector (15 downto 0);
    load : IN std logic;
    CLK : IN std logic;
    Q : OUT std logic vector (15 downto 0)
    );
END COMPONENT;
begin
    reg: reg16 port map
         D => DataIN,
         load => not(IL),
         CLK => CLK,
         Q(15 downto 9) => opcode,
         Q(8 \text{ downto } 6) \Rightarrow DR,
         Q(5 \text{ downto } 3) => SA,
         Q(2 \text{ downto } 0) \Rightarrow SB
    );
end Behavioral;
Microprogrammed Control:
entity MicroprogrammedControl is
    Port ( Reset : in STD LOGIC;
                oVerflow : in STD LOGIC;
            Carry : in STD LOGIC;
            Negative : in STD LOGIC;
            Zero : in STD LOGIC;
               CLK : in STD LOGIC;
            IRInput : in STD LOGIC VECTOR (15 downto 0);
            TD : out STD LOGIC;
            TA : out STD LOGIC;
            TB : out STD LOGIC;
                DR : out STD LOGIC VECTOR (2 downto 0);
                SA : out STD LOGIC VECTOR (2 downto 0);
                SB : out STD LOGIC VECTOR (2 downto 0);
            MB : out STD LOGIC;
            FS1 : out STD LOGIC VECTOR (4 downto 0);
            MD : out STD LOGIC;
```

```
RW : out STD_LOGIC;
MM : out STD_LOGIC;
MW : out STD_LOGIC;
            PCout : out STD LOGIC VECTOR (15 downto 0));
end MicroprogrammedControl;
architecture Behavioral of MicroprogrammedControl is
COMPONENT PC is
    Port ( DataIn : in STD LOGIC VECTOR (15 downto 0);
            reset : in STD LOGIC;
               CLK : in STD LOGIC;
            PL : in STD LOGIC;
            PI : in STD LOGIC;
            Z : out STD LOGIC VECTOR (15 downto 0));
end COMPONENT;
component InstructionRegister is
    Port ( dataIn : in STD LOGIC VECTOR (15 downto 0);
            IL : in STD_LOGIC;
            opCode : out STD LOGIC VECTOR (6 downto 0);
              CLK : in STD_LOGIC;
            DR : out STD_LOGIC_VECTOR (2 downto 0);
SA : out STD_LOGIC_VECTOR (2 downto 0);
SB : out STD_LOGIC_VECTOR (2 downto 0));
end component;
component CAR is
    Port ( dataIn : in STD LOGIC VECTOR (7 downto 0);
               CLK : in STD \overline{1}OGIC;
               reset : in STD LOGIC;
            flag : in STD LOGIC;
               outputC : out STD LOGIC VECTOR (7 downto 0)
end component;
component control memory is
    Port ( IN CAR : in STD LOGIC VECTOR (7 downto 0);
            NA : out STD LOGIC VECTOR (7 downto 0);
            MS1 : out STD LOGIC VECTOR (2 downto 0);
            MC : out STD LOGIC;
            IL : out STD_LOGIC;
            PL : out STD LOGIC;
               PI : out std logic;
            TD : out STD_LOGIC;
            TA : out STD_LOGIC;
            TB : out STD_LOGIC;
MB : out STD_LOGIC;
            FS1 : out STD LOGIC VECTOR (4 downto 0);
            MD : out STD_LOGIC;
RW : out STD_LOGIC;
              MW : out std logic;
            MM : out STD LOGIC);
end component;
component MUX S is
    Port ( In0 : in STD LOGIC;
            In1 : in STD LOGIC;
            C : in STD LOGIC;
            V : in STD LOGIC;
            N : in STD LOGIC;
            Z : in STD LOGIC;
            notC : in STD LOGIC;
```

```
notZ : in STD_LOGIC;
MS1 : in STD_LOGIC VECTOR (2 downto 0);
           output : out STD LOGIC);
end component;
component MUX C is
    Port ( NA : in STD LOGIC VECTOR (7 downto 0);
          opcode : in STD LOGIC VECTOR (6 downto 0);
          MC : in STD LOGIC;
          output : out STD LOGIC VECTOR (7 downto 0));
end component;
component extend is
    PORT ( DR : in STD LOGIC VECTOR (2 downto 0);
           SB : in STD LOGIC VECTOR (2 downto 0);
           Z : out STD LOGIC VECTOR (15 downto 0));
end component;
signal dataIn1, Zpc, dataIn2, dataIn3 , extend2 : STD LOGIC VECTOR(15 downto 0);
signal opcode2 : STD LOGIC VECTOR(6 downto 0);
signal DR1, SA1, SB1, MS11, MScm : STD LOGIC VECTOR(2 downto 0);
signal FS1cm : STD LOGIC VECTOR(4 downto 0);
signal outPutC, NAcm, outputMUX C, outputC1 : STD LOGIC VECTOR(7 downto 0);
signal PL1, PI1, reset1, IL2, flag1, MCcm, ILcm, PLcm, Plcm, TDcm, TAcm, TBcm,
MBcm, MDcm, RWcm, MWcm, MMcm, notCarry, notZero, outputMUX S : STD LOGIC;
begin
--port maps
    mPC : PC PORT MAP (
        DataIn => extendZ,
      reset => reset,
       CLK => CLK,
      PL => PLcm,
      PI => PIcm,
      Z => Zpc
    mIR : InstructionRegister PORT MAP (
        dataIn => IRInput,
      IL => ILcm,
      opCode => opcode2,
        CLK => CLK,
      DR \Rightarrow DR
      SA => SA,
      SB => SB
        );
    mCar : CAR PORT MAP (
        dataIN => outputMUX C,
        CLK => CLK,
        reset=>reset,
      flag => outputMUX S,
        outputC => outputC1
    );
    mControlMemory: Control memory PORT MAP (
       IN CAR => outputC1,
      NA = \overline{\phantom{A}} NAcm
      MS1 \Rightarrow MScm,
      MC => MCcm,
      IL => ILcm,
```

```
PL => PLcm,
        PI => PIcm,
      TD => TDcm,
      TA => TAcm,
      TB => TBcm,
      MB => MB,
      FS1 => FS1,
      MD \implies MD,
      RW => RW,
       MW => MW
      MM => MM
    );
    notCarry <= not(Carry);</pre>
    notZero <= not(Zero);</pre>
    mMUX S : MUX S PORT MAP (
       \overline{I}n0 => \overline{0}',
      In1 => '1',
      C => Carry,
      V => overFlow,
      N => negative,
      Z => Zero,
      notC => notCarry,
      notZ => notZero,
      MS1 => MScm,
      output => outputMUX S
    );
    mMUX C : MUX C PORT MAP (
       NA => NAcm,
      opcode => opcode2,
      MC => MCcm,
      output => outputMUX_C
    );
    extendM : extend PORT MAP (
        DR => DR1,
        SB \implies SB1,
        Z => extendZ
    );
end behavioral;
```

0	bjec	t Name 🐣	Value	Data Type
	16	carry	0	Logic
	15	dk	0	Logic
Þ		datain1[15:0]	vvvvvvvvvvvvvvv	Array
D	2	datain2[15:0]	UUUUUUUUUUUUUUU	Array
$\triangleright$		datain3[15:0]	vvvvvvvvvvvvvvv	Array
D		dr[2:0]	UUU	Array
$\triangleright$		dr1[2:0]	UUU	Array
D		extendz[15:0]	111111111111111111111111111111111111111	Array
	16	flagi	U	Logic
$\triangleright$		fs1[4:0]	00001	Array
Þ	- 6	fs1cm[4:0]	UUUUU	Array
	113	112	U	Logic
	Щ	ilon	0	Logic
Þ	-	irinput[15:0]	00000000000000000000000000000000000000	Array
	Щ	mb	0	Logic
	113	mbcm	U	Logic
	Щ	mcom	0	Logic
	Ų,	md	0	Logic
	li,	mdcm	U	Logic
	Ų,	mm	0	Logic
	Ug.	mmcm	Ü	Logic
Þ	-6	ms11[2:0]	000	Array
Þ	-9	mscm[2:0]	001	Array
		mw	0	Logic
	10	nnwcm	U	Logic
Þ		nacm[7:0]	11000000	Array

```
MUX S:
```

```
entity MUX S is
    Port ( In0 : in STD LOGIC;
           In1 : in STD LOGIC;
           C : in STD LOGIC;
           V : in STD LOGIC;
           N : in STD LOGIC;
           Z : in STD LOGIC;
           notC : in STD LOGIC;
           notZ : in STD LOGIC;
           MS1 : in STD LOGIC VECTOR (2 downto 0);
           output : out STD LOGIC);
end MUX S;
architecture Behavioral of MUX S is
begin
output <= '0' after 1 ns when (MS1 = "000") else
'1' after 1 ns when (MS1 = "001") else
C after 1 ns when (MS1 = "010") else
V after 1 ns when (MS1 = "011") else
N after 1 ns when (MS1 = "100") else
Z after 1 ns when (MS1 = "101") else
notC after 1 ns when (MS1 = "110") else
notZ after 1 ns when (MS1 = "111");
end Behavioral:
PC:
entity PC is
    Port ( DataIn : in STD_LOGIC_VECTOR (15 downto 0);
              reset : in STD LOGIC;
              CLK : in STD LOGIC;
           PL : in STD LOGIC;
           PI : in STD LOGIC;
           Z : out STD LOGIC VECTOR (15 downto 0));
end PC;
architecture Behavioral of PC is
COMPONENT reg16
PORT (
        D: IN std logic vector (15 downto 0);
        load : IN std_logic;
        CLK : IN std_logic;
        Q : OUT std logic vector (15 downto 0)
    );
END COMPONENT;
COMPONENT Ripple_Adder is
    port( a : in STD_LOGIC_VECTOR (15 downto 0);
    b : in STD_LOGIC_VECTOR (15 downto 0);
```

```
S : out STD LOGIC VECTOR (15 downto 0);
         Cout : out STD_LOGIC;
Cin : in STD_LOGIC
         );
end component;
signal realInput, regInput, adderInput, adderOutput, reg0 q, DSM, b0 :
STD LOGIC VECTOR (15 downto 0);
signal cOUt, c0 : STD LOGIC;
begin
req00: req16 PORT MAP(
    D \Rightarrow DSM
    load => '1',
    CLK => CLK,
    Q => reg0 q
    );
ripple increment : Ripple Adder PORT MAP (
    a \Rightarrow reg0_q,
    b \Rightarrow b0,
    Cin \Rightarrow c0,
    S => adderOutput,
    cout => cOut
    );
    b0 <= "000000000000000" when (pi <= '1') or (reset <= '1')
    else realInput when(pl = '1');
    c0 <= '1' when(pi = '1') else '0';
    DSM <= "0000000000000000" when (reset = '1')
    else adderOutPut;
    Z <= reg0_q;</pre>
```

Object Name	Value	Data Type	
1∰ ine	0	Logic	
l∰ in1	1	Logic	
<b>¼</b> ←	0	Logic	
U∰ v	0	Logic	
l∰ n	0	Logic	
Ų₀ z	0	Logic	
l∰ notc	1	Logic	
U notz	1	Logic	
> ms1[2:0]	001	Array	
utput output	1	Logic	

## MUX C:

```
signal opcodePluS : std_logic_vector (7 downto 0);
begin

opcodePlus(7) <= MC;
opcodePlus(6 downto 0) <= opcode;

output <= NA after 5 ns when(MC = '0') else --nextAddress
opcodePlus after 5ns when (MC ='1');
end Behavioral;</pre>
```

	Objec	t Name	Value	Data Type
Þ	. <b>-</b>	na[7:0]	11000000	Array
13	- 6	opcode[6:0]	טטטטטטט	Array
	ηg	mc	0	Logic
13	. 📸	output[7:0]	11000000	Array
Þ		opcodeplus[7	ουυυυυυ	Array

## **DataPath**

#### **Functional Unit:**

```
entity FunctionalUnit is
    Port ( fuA : in    STD_LOGIC_VECTOR (15 downto 0);
    fuB : in    STD_LOGIC_VECTOR (15 downto 0);
    fuZ : out    STD_LOGIC_VECTOR (15 downto 0);
               FSelect: in STD LOGIC VECTOR (4 downto 0);
            oVerflow : out STD LOGIC;
            Carry : out STD LOGIC;
            Zero: out STD LOGIC;
            end FunctionalUnit;
architecture Behavioral of FunctionalUnit is
COMPONENT ALU
            S0 : in STD LOGIC;
    port(
            S1 : in STD LOGIC;
            S2 : in STD LOGIC;
            S3 : in STD LOGIC;
            Z : out STD LOGIC VECTOR (15 downto 0);
               CarryOut : out STD LOGIC;
                overFlow : out STD logic;
                Zero : out Std_logic;
                negative : out std_logic;
            InAlu0 : in STD_LOGIC_VECTOR (15 downto 0);
InAlu1 : in STD_LOGIC_VECTOR (15 downto 0));
end component;
COMPONENT Sixteen bit Shifter
    port( A : in STD LOGIC VECTOR (15 downto 0);
```

```
Z : out STD_LOGIC_VECTOR (15 downto 0);
H0 : in STD_LOGIC;
              H1 : in STD LOGIC);
end component;
signal z0, z1 : std logic vector(15 downto 0);
signal N, C, overF, nega, zer : std logic;
begin
-- port maps ;-)
-- ALU
    ALU 1: ALU PORT MAP (
    S0 = FSelect(3),
    S1 \Rightarrow FSelect(2),
    S2 \Rightarrow FSelect(1),
    S3 \Rightarrow FSelect(0),
    Z \Rightarrow z0,
    CarryOut => c,
    overFlow => overF,
    Zero => zer,
    negative => nega,
    InAlu0 => FuA,
    InAlu1 => FuB
    );
    -- port maps ;-)
-- Shifter
    Shifter: Sixteen bit Shifter PORT MAP (
   H0 \Rightarrow FSelect(2),
    H1 \Rightarrow FSelect(3),
    A => FuB,
    z => z1
    );
 Negative <= nega ;
 Carry <= c;</pre>
 Zero <= zer;
 oVerflow <=overF ;</pre>
 fuZ \le z0 when (FSelect (4) = '0') else Z1;
```

Object Name	Value	Data Type
fua[15:0]	00000000000000000	Array
fub(15:0)	000000000000000000	Array
fuz[15:0]	000000000000000001	Array
fselect[4:0]	00001	Array
ù overflow	0	Logic
U carry	0	Logic
l zero	0	Logic
l negative	0	Logic
<b>20[15:0]</b>	00000000000000001	Array
Z1[15:0]	000000000000000000	Array
l‰ n	U	Logic
llo c	0	Logic
l∰ overf	0	Logic
l nega	0	Logic
l∰ zer	0	Logic

```
MUX M:
```

```
entity mux2to16 is
    Port ( s : in STD LOGIC;
            In0 : in STD_LOGIC_VECTOR (15 downto 0);
            In1 : in STD_LOGIC_VECTOR (15 downto 0);
Z : out STD_LOGIC_VECTOR (15 downto 0));
end mux2to16;
architecture Behavioral of mux2to16 is
begin
Z <= In0 after 5 ns when S='0' else</pre>
In1 after 5 ns when S='1'else
"00000000000000000" after 5 ns;
end Behavioral;
RegFile:
entity RegFile2 is
    Port ( DData : in STD LOGIC VECTOR (15 downto 0);
               reset : in STD LOGIC;
            DSelect : in STD_LOGIC_VECTOR (2 downto 0);
            ASelect : in STD LOGIC VECTOR (2 downto 0);
               BSelect : in STD LOGIC VECTOR (2 downto 0);
            AData : out STD LOGIC VECTOR (15 downto 0);
            BData : out STD LOGIC VECTOR (15 downto 0);
               reg0 : out STD LOGIC VECTOR (15 downto 0);
               CLK : in STD LOGIC;
            reg1 : out STD LOGIC VECTOR (15 downto 0);
            reg2 : out STD_LOGIC_VECTOR (15 downto 0);
            reg3 : out STD LOGIC VECTOR (15 downto 0);
            reg4 : out STD LOGIC VECTOR (15 downto 0);
            reg5 : out STD_LOGIC_VECTOR (15 downto 0);
reg6 : out STD_LOGIC_VECTOR (15 downto 0);
            reg7 : out STD LOGIC VECTOR (15 downto 0);
               reg8 : out STD LOGIC VECTOR (15 downto 0)
end RegFile2;
architecture Behavioral of RegFile2 is
-- 4 bit Register for register file
COMPONENT reg16
PORT (
        D : IN std_logic vector(15 downto 0);
        load : IN std logic;
        CLK : IN std \overline{logic};
        Q : OUT std logic vector (15 downto 0)
    );
END COMPONENT;
```

```
COMPONENT mux 2to8
PORT (
          S0 : in STD LOGIC;
           S1 : in STD LOGIC;
           S2 : in STD LOGIC;
           In0 : in STD LOGIC VECTOR (15 downto 0);
           In1 : in STD LOGIC VECTOR (15 downto 0);
           In2 : in STD LOGIC VECTOR (15 downto 0);
           In3 : in STD LOGIC VECTOR (15 downto 0);
           In4 : in STD LOGIC VECTOR (15 downto 0);
           In5 : in STD LOGIC VECTOR (15 downto 0);
           In6 : in STD LOGIC VECTOR (15 downto 0);
           In7 : in STD LOGIC VECTOR (15 downto 0);
             In8 : in STD LOGIC VECTOR (15 downto 0);
           Z : out STD LOGIC VECTOR (15 downto 0));
END COMPONENT;
-- 2+1 to 4X2 Decoder
COMPONENT decoder 3to8
PORT (
    A0 : IN std_logic;
    A1 : IN std_logic;
    A2 : IN std logic;
    Q0 : OUT std_logic;
    Q1 : OUT std logic;
    Q2 : OUT std logic;
    Q3 : OUT std logic;
    Q4 : OUT std_logic;
    Q5 : OUT std logic;
    Q6 : OUT std logic;
    Q7 : OUT std logic;
    Q8 : OUT std logic
    );
END COMPONENT:
-- signals
signal load reg0, load reg1, load reg2, load reg3, load reg4, load reg5,
load reg6, load reg7, load reg8 : std logic;
signal reg0 q, reg1 q, reg2 q, reg3 q, reg4 q, reg5 q, reg6 q, reg7 q, reg8 q,
data src mux out, src reg, output0, output1 : std logic vector(15 downto 0);
begin
-- port maps ;-)
-- register 0
    reg00: reg16 PORT MAP(
    D => Ddata,
    load => load reg0,
    CLK => CLK,
    Q => reg0 q
   );
-- register 1
    reg01: reg16 PORT MAP(
    D => Ddata,
    load => load reg1,
    CLK => CLK,
    Q => reg1 q
    );
-- register 2
```

```
reg02: reg16 PORT MAP(
    D => Ddata,
    load => load reg2,
    CLK => CLK,
    Q => reg2_q
    );
-- register 3
    reg03: reg16 PORT MAP(
    D => Ddata,
    load => load reg3,
    CLK => CLK,
    Q => reg3 q
    );
-- register 4
   reg04: reg16 PORT MAP(
    D => Ddata,
    load => load reg4,
    CLK => CLK,
    Q => reg4 q
    );
-- register 5
   reg05: reg16 PORT MAP(
    D => Ddata,
    load => load reg5,
    CLK => CLK,
    Q \Rightarrow reg5_q
    );
-- register 6
    reg06: reg16 PORT MAP(
    D => Ddata,
    load => load reg6,
    CLK => CLK,
    Q => reg6_q
    );
-- register 7
   reg07: reg16 PORT MAP(
    D => Ddata,
    load => load reg7,
    CLK => CLK,
    Q => reg7 q
    );
    -- register 8
    reg08: reg16 PORT MAP(
    D => Ddata,
    load => load reg8,
    CLK => CLK,
    Q \Rightarrow reg8_q
    );
-- port maps ;-)
-- mUX 1
    MUX_1 : mux_2to8 PORT MAP(
            S0 \Rightarrow ASelect(0),
            S1 => ASelect(1),
            S2 \Rightarrow Aselect(2),
            In0 \Rightarrow reg0_q,
```

```
In1 \Rightarrow reg1_q,
               In2 \Rightarrow reg2_q,
               In3 \Rightarrow reg3_q,
               In4 \Rightarrow reg4_q,
               In5 \Rightarrow reg5_q,
               In6 \Rightarrow reg6 q,
               In7 \Rightarrow reg7_q,
                  In8 \Rightarrow reg8_q,
                   z => AData
     );
     MUX 2 : mux 2to8 PORT MAP (
               S0 \Rightarrow BSelect(0),
               S1 \Rightarrow BSelect(1),
              S2 \Rightarrow Bselect(2),
              In0 \Rightarrow reg0 q,
              In1 \Rightarrow reg1 q,
              In2 \Rightarrow reg2_q,
              In3 \Rightarrow reg3_q,
              In4 \Rightarrow reg4 q,
              In5 \Rightarrow reg5_q,
               In6 \Rightarrow reg6_q,
               In7 \Rightarrow reg7_q,
                   In8 => reg8_q,
                   z => Bdata
     );
-- sOURCE register decoder
     des decoder :decoder 3to8 PORT MAP (
     A0 \Rightarrow DSelect(2),
     A1 => DSelect(1),
     A2 \Rightarrow DSelect(^{\circ}),
     Q0 \Rightarrow load reg0,
     Q1 \Rightarrow load reg1,
     Q2 \Rightarrow load reg2,
     Q3 \Rightarrow load reg3,
     Q4 \Rightarrow load reg4,
     Q5 \Rightarrow load reg5,
     Q6 \Rightarrow load reg6,
     Q7 \Rightarrow load reg7,
     Q8 => load reg8
     );
     reg0 <= "0000000000000000" when (reset ='1') else reg0_q;
    reg1 <= "000000000000000" when (reset = '1') else reg1_q;
reg2 <= "00000000000000" when (reset = '1') else reg2_q;
reg3 <= "00000000000000" when (reset = '1') else reg3_q;
     reg4 <= "0000000000000000" when (reset ='1') else reg4 q;
     reg5 <= "0000000000000000" when (reset ='1') else reg5_q;
     reg6 <= "0000000000000000" when (reset ='1') else reg6 q;
     reg7 <= "0000000000000000" when (reset ='1') else reg7 q;
```

# Screenshot of All components together:




Figure 1: Multiple-Cycle Microprogrammed Control