

# Learning-Based Denial-of-Service Attack Mitigation in Network-on-Chip Architectures

Undergraduate

## ABSTRACT

Recent advances in chip manufacturing technologies have enabled computer architects to integrate an increasing number of processor cores and other heterogeneous components on a System-on-Chip (SoC). State-of-the-art SoC designs consist of many Intellectual Property (IP) cores that interact using a Network-on-Chip (NoC) architecture. NoC is widely employed by multi-core architectures to cater to their communication requirements. NoC has allowed computer architects to fully utilize the computational power in an SoC by facilitating low-latency and high-throughput. With the increased complexity of SoCs, manufacturers have favored IP licensing and outsourcing, where only a subset of IPs are manufactured in house and the rest is sourced from third-party vendors. Hence, the reliance on global supply chains for obtaining third-party IP cores, the distributed nature of the NoC and its increased usage has made the NoC a focal point for potential security threats making the NoC IP cores as the ideal candidates to insert hardware Trojans. An implanted hardware Trojan can launch a wide variety of attacks ranging from denial-of-service attacks, eavesdropping attacks, data integrity attacks, buffer overflow attacks, and side-channel attacks. Specifically, Denial-of-Service (DoS) attacks pose a serious threat in degrading the SoC performance by flooding the NoC with unnecessary packets. The primary objective of a DoS attack is to prevent legitimate users from accessing services and information. In the context of NoC, malicious IPs sending unnecessary requests to IPs can delay legitimate requests leading to delay of service (e.g., deadline violations) or denial of service (e.g., temporary or permanent service failure). Such “flooding” type of DoS attacks can cause congestion in the network, further degrading performance and energy efficiency [7, 10].

Previous work that explored defenses against DoS attacks proposed traffic latency comparison [9] and security verification techniques [5]. However, these approaches give sub-optimal results due to inherent drawbacks in their methodologies such as injection of additional packets that can further congest the network [9] and the inability to detect if an attack happens [5]. Fiorin et al. introduced a countermeasure against DoS attacks that has an architecture similar to our work [8]. However, their method is fundamentally different from ours since they monitor the bandwidth considering the data loaded/stored by an initiator from/to a specific memory block or range of addresses. Charles et al. proposed to statically profile the normal behavior of the SoC and detect DoS attacks during runtime [7, 10]. Their approaches made an unrealistic assumption, highly predictable NoC traffic patterns, which allowed the construction of linear statistical bounds to detect DoS attacks. Kulkarni et al. proposed a SVM-based approach for hardware Trojan detection for many-core platforms. But, their method includes highly subjective features such as destination IP and source IP [1, 2]. While such methods are efficient when the applications and application mappings are fixed, they are not suitable in many real-world scenarios

where NoC traffic behavior can be altered due to task migration, task preemption, and input variations, etc.

As a potential solution to address such runtime variations, in our work, we explore the viability of using a learning-based approach for DoS attack detection and localization. While machine learning (ML) has shown promising results for optimizing NoC power consumption [11], to the best of our knowledge, there is no comprehensive method that secure NoC-based SoCs from DoS attacks using a learning-based approach. Following the realistic architecture model proposed in [6], we use the “GARNET2.0” framework [3], that is integrated with the gem5 [4] cycle-accurate full-system simulator, to build the architecture model for experimental evaluation. DoS attack scenarios are modeled by utilizing IPs that did not run instances to inject memory request packets to the NoC increasing the overall network traffic. The NoC traffic data is gathered at each router by using probes attached to routers and the collected data is sent to dedicated IP to make speculation about the state of the NoC. The overall probability for an attack is calculated using the weighted average of probabilities from the results of models dedicated to each router. Major contributions of our work are as follows:

- We outline features that can be extracted from NoC traffic as well as engineered features, and experimentally evaluate the suitable features utilizing a genetic algorithm based approach.
- We propose an ML-based DoS attack detection and localization method that trains ML models during design time and uses the trained models to classify network traffic behavior as normal or attack during runtime, to detect and localize flooding type of DoS attacks.
- We perform a comprehensive exploration of different ML models to select the best fit for the given architecture and threat models.
- We evaluate the effectiveness of our approach against different NoC topologies with varying number of IP cores.
- Our approach achieves high accuracy in DoS attack detection and localization across different NoC traffic patterns caused by various applications and application mappings.
- Our approach does not rely on subject features such as destination IP and source IP as opposed to previous work [1, 2].
- Our observations reveal that the key to achieving high accuracy is to carefully craft features out of the data extracted from NoC traffic.
- Our approach can detect and localize DoS attacks in realtime with detection times comparable to previous work [7, 10] without requiring highly predictable traffic patterns.

## CCS CONCEPTS

• **Computer systems organization** → **System on a chip**; *Multi-core architectures*; • **Hardware** → **Network on chip**.

## KEYWORDS

Network-on-chip, denial-of-service, machine learning

## REFERENCES

- [1] A. Kulkarni *et al.* 2016. Real-Time Anomaly Detection Framework for Many-Core Router through Machine-Learning Techniques. *ACM Journal on Emerging Technologies in Computing Systems* 13, 10 (2016), 1–22.
- [2] A. Kulkarni *et al.* 2016. SVM-based real-time hardware Trojan detection for many-core platform. In *ISQED*. 362–367.
- [3] N. Agarwal *et al.* 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In *ISPASS*. 33–42.
- [4] Nathan Binkert *et al.* 2011. The Gem5 Simulator. *SIGARCH Comput. Archit. News* 39, 2 (2011), 1–7.
- [5] T. Boraten *et al.* 2016. Secure model checkers for Network-on-Chip (NoC) architectures. In *GLSVLSI*. 45–50.
- [6] S. Charles *et al.* 2018. Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs. In *NOCS*. 1–8.
- [7] S. Charles *et al.* 2020. Real-time Detection and Localization of Distributed DoS Attacks in NoC based SoCs. *IEEE TCAD* (2020).
- [8] Leandro Fiorin *et al.* 2008. A security monitoring service for NoCs. In *CODES+ISSS*. 197–202.
- [9] Rajesh JS *et al.* 2015. Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip. In *NOCS*.
- [10] S. Charles *et al.* 2019. Real-time Detection and Localization of DoS Attacks in NoC based SoCs. In *DATE*. 1160–1165.
- [11] K. Wang *et al.* 2019. High-performance, energy-efficient, fault-tolerant network-on-chip design using reinforcement learning. In *DATE*.