


NOTE OF DLD For Final term


decoder is combinational circuit which taking n inputs and produce (2^n) outputs

design 2×4 decoder
block diagram.




E	I ₀	I ₁	S ₀	S ₁	S ₂	S ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

$$S_0 = E\bar{I}_0\bar{I}_1, \quad S_1 = \bar{E}I_0\bar{I}_1, \quad S_2 = EI_0\bar{I}_1, \quad S_3 = EI_0I_1$$




design 3x8 decoder
block diagram



E	I ₀	I ₁	I ₂	S ₀	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	S ₇
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	1
1	1	1	1	0	0	0	0	0	0	0	1


$$S_0 = EI_0 \bar{I}_1 \bar{I}_2 \quad S_1 = EI_0 \bar{I}_1 I_2 \quad S_2 = EI_0 I_1 \bar{I}_2 \quad S_3 = EI_0 I_1 I_2 \quad S_4 = EI_0 \bar{I}_1 I_2$$

$$S_5 = EI_0 \bar{I}_1 I_2 \quad S_6 = EI_0 I_1 \bar{I}_2 \quad S_7 = EI_0 I_1 I_2$$



So This is 3×8 decoder

Now design 4×16 decoder



Tenth Table

~~E I₀ I₁ I₂ I₃ S₀ S₁ S₂ S₃ S₄ S₅ S₆ S₇ S₈ S₉ S₁₀ S₁₁ S₁₂ S₁₃ S₁₄ S₁₅~~

E	I ₀	I ₁	I ₂	I ₃	S ₀	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	S ₇	S ₈	S ₉	S ₁₀	S ₁₁	S ₁₂	S ₁₃	S ₁₄	S ₁₅	
0	x	x	x	x	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

$$S_0 = EI_0 \bar{I}_1 \bar{I}_2 \bar{I}_3 \quad S_1 = EI_0 \bar{I}_1 \bar{I}_2 I_3 \quad S_2 = EI_0 \bar{I}_1 I_2 \bar{I}_3 \quad S_3 = EI_0 I_1 \bar{I}_2 \bar{I}_3$$


$$S_4 = EI_0 \bar{I}_1 \bar{I}_2 \bar{I}_3 \quad S_5 = EI_0 \bar{I}_1 \bar{I}_2 I_3 \quad S_6 = EI_0 \bar{I}_1 I_2 \bar{I}_3 \quad S_7 = EI_0 I_1 \bar{I}_2 \bar{I}_3$$

$$S_8 = EI_0 \bar{I}_1 \bar{I}_2 \bar{I}_3 \quad S_9 = EI_0 \bar{I}_1 I_2 \bar{I}_3 \quad S_{10} = EI_0 I_1 \bar{I}_2 \bar{I}_3 \quad S_{11} = EI_0 \bar{I}_1 I_2 \bar{I}_3$$


$$S_{12} = EI_0 \bar{I}_1 \bar{I}_2 \bar{I}_3 \quad S_{13} = EI_0 I_1 \bar{I}_2 I_3 \quad S_{14} = EI_0 I_1 \bar{I}_2 \bar{I}_3 \quad S_{15} = EI_0 I_1 I_2 \bar{I}_3$$



design 2×4 decoder using 1×2 decoder




design 3×8 decoder using 2×4 decoder




so this is 3×8 decoder using
 2×4 decoder


design 4x16 decoder using 2x4




design a 3×8 decoder using 3×8 decoder



$$F(x,y,z) = \overline{x}\overline{y}\overline{z} + \overline{x}\overline{y}z + \overline{x}y\overline{z} + xy\overline{z}$$
$$F(x,y,z) = \bar{E}(0, 5, 2, 4)$$




Implement Half Adders using decoder



Implementation of Full Adders using decoders

	A	B	C	S	C
m_0	0	0	0	0	$s = \bar{A}\bar{B}c + \bar{A}B\bar{c} + A\bar{B}\bar{c} + ABC$
m_1	0	0	1	1	$s = \Sigma(1, 2, 4, 7)$
m_2	1	0	0	1	0
m_3	1	1	0	0	$c = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$
m_4	0	0	1	0	$c = \Sigma(3, 5, 6, 7)$
m_5	1	0	1	0	1
m_6	1	1	0	0	1
m_7	1	1	1	1	1

So in full Adder we use three variable
So we should use 3x8 decoder




so This The implementation of full
Adders using decoders

Implementation of Half subtractor using decoder


A	B	D	B_{in}	
m ₀ 0	0	0	0	$D = \bar{A}B + A\bar{B}$
m ₁ 0	1	1	1	$D = E(1, 2)$
m ₂ 1	0	1	0	$B_{in} = \bar{A}B$
m ₃ 1	1	0	0	$B_{in} = E(1)$

So we want to implement Half subtractor so we
Should use 2x4 decoder for it




Implementation of full subtractor using decoder

A	B	C	Diff	B_{in}	
m ₀ 0	0	0	0	0	$D = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$
m ₁ 0	0	1	1	0	$D = E(1, 2, 4, 7)$
m ₂ 0	1	0	1	1	
m ₃ 0	1	1	0	1	$B_{in} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$
m ₄ 1	0	0	1	0	$B_{in} = E(1, 2, 3, 7)$
m ₅ 1	0	1	0	0	
m ₆ 1	1	0	0	0	
m ₇ 1	1	1	1	1	




Note of Multiplexer


Multiplexer is a combinational circuit which Take n input and produce one output and it has $n-1$ selection lines
design Two by one 2×1 multiplexer



$$\bar{S}_0 I_0 + S_0 I_1$$




design 4×1 multiplexer



Truth Table for 4x1 mux


S_1	S_0	y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



$$Y = I_0 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_1 S_0 + I_2 S_1 \bar{S}_0 + I_3 S_1 S_0$$

This is an 4×1 multiplexer.

Now design 8×1 multiplexer first block diagram




S_2	S_1	S_0	y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7


This function

for 8×1 MUX

Diagram of 8x1 MUX




Design 16x1 multiplexer First block diagram



Now Truth Table for 4x1 Multiplexer


S_3	S_2	S_1	S_0	y
0	0	0	0	I_0
0	0	0	1	I_1
0	0	1	0	I_2
0	0	1	1	I_3
0	1	0	0	I_4
0	1	0	1	I_5
0	1	1	0	I_6
0	1	1	1	I_7
1	0	0	0	I_8
1	0	0	1	I_9
1	0	1	0	I_{10}
1	0	1	1	I_{11}
1	1	0	0	I_{12}
1	1	0	1	I_{13}
1	1	1	0	I_{14}
1	1	1	1	I_{15}

$$y = I_0 \bar{S}_3 \bar{S}_2 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 + I_2 \bar{S}_3 \bar{S}_2 S_1 \bar{S}_0 + I_3 \bar{S}_3 \bar{S}_2 S_1 S_0 + I_4 \bar{S}_3 S_2 \bar{S}_1 \bar{S}_0 + I_5 \bar{S}_3 S_2 \bar{S}_1 S_0 + I_6 \bar{S}_3 S_2 S_1 \bar{S}_0 + I_7 \bar{S}_3 S_2 S_1 S_0 + I_8 S_3 \bar{S}_2 \bar{S}_1 \bar{S}_0 + I_9 \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 + I_{10} S_3 \bar{S}_2 S_1 \bar{S}_0 + I_{11} S_3 \bar{S}_2 S_1 S_0 + I_{12} S_3 S_2 \bar{S}_1 \bar{S}_0 + I_{13} S_3 S_2 \bar{S}_1 S_0 + I_{14} S_3 S_2 S_1 \bar{S}_0 + I_{15} S_3 S_2 S_1 S_0$$



Design 4×1 multiplexer using 2×1 Mux


$S_2\ S_1\ S_0$



So This is 4×1 MUX
using 2×1 MUX


Design 8×1 multiplexer using 4×1 Multiplexer

$S_2\ S_1\ S_0$




So This is implementation of 8×1
multiplexer using Two 4×1 Multiplexer
and one 2×1 Multiplexer

Design 8x1 using 2x1 multiplexer



So This is the implementation of 8x1 multiplexer using 2x1 multiplexer.




Implementation of Half Adders using MUX

	A	B	S	C	
m ₀	0	0	0	0	$S = \bar{A}B + A\bar{B}$
m ₁	1	1	0	0	$S = \bar{E}(1,2)$
m ₂	0	1	0	1	$C = AB$
m ₃	1	0	1	1	$C = \bar{E}(3)$

$$\bar{A} \quad 0 \quad (1)$$

$$A \quad (2) \quad 3 \quad A$$

Sum implementation



$$\bar{A} \quad 0 \quad 1 \quad A_0$$

$$A \quad 2 \quad (3) \quad 0 \quad A$$



S₀

2x1
MUX

Carry

Implementation of Full Adders using Multiplexer

	A	B	C	S	C	
m ₀	0	0	0	0	0	$\text{Sum} = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$
m ₁	0	0	1	1	0	$\text{Sum} = \bar{E}(1,2,4,7)$
m ₂	0	1	0	1	0	$\text{Carry} = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$
m ₃	0	1	1	0	1	$\text{Carry} = \bar{E}(3,5,6,7)$
m ₄	1	0	0	1	0	$\bar{A} \quad 0 \quad (1) \quad (2) \quad 3 \quad \text{Sum}$
m ₅	1	0	1	0	1	$A \quad (4) \quad 5 \quad 6 \quad (7)$
m ₆	1	1	0	0	1	$A \quad \bar{A} \quad \bar{A} \quad A$
m ₇	1	1	1	1	1	$\bar{A} \quad 0 \quad 1 \quad 2 \quad (3) \quad \text{Carry}$
						$A \quad (4) \quad (5) \quad (6) \quad (7)$
						$0 \quad A \quad A \quad 1$




S₁ S₀


S₁ S₀

Implementation of Half subtractor using multiplexer

	A	B	D	B_{in}	
m_0	0	0	0	0	$D = \bar{A}B + A\bar{B}$
m_1	0	1	1	1	$D = \bar{E}(1, 2)$
m_2	1	0	1	0	$B_{in} = \bar{A}B$
m_3	1	1	0	0	$B_{in} = \bar{E}(1)$




This is Difference



Implementation of full subtractor using MUX


	A	B	C	D	B_{in}	
m_0	0	0	0	0	0	$D = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$
m_1	0	1	1	1	1	$D = \bar{E}(1, 2, 4, 7)$
m_2	1	0	1	1	1	$B_{in} = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + AB\bar{C} + ABC$
m_3	1	1	0	1	1	$B_{in} = \bar{E}(1, 2, 3, 7)$
m_4	0	0	1	0	0	$\bar{A} \circ ① ② ③$ sum
m_5	0	1	0	0	0	$A \underline{\circ ④ ⑤ ⑥ ⑦}$
m_6	1	0	0	0	0	$A \bar{A} \bar{A} \bar{A}$
m_7	1	1	1	1	1	$\bar{A} \circ ① ② ③$ carry
						$A \underline{\circ ④ ⑤ ⑥ ⑦}$
						$0 \bar{A} \bar{A} 1$

Sum implementation




Implementation of Boolean Function using MUX
 $F(A, B, C) = \bar{C}(1, 3, 5, 6)$ This is three variable function

A	B	C	F	\bar{A}	0	1	2	3
m_0 0	0	0	0	A	4	5	6	7
m_1 0	0	1	1		0	1	A	\bar{A}
m_2 0	1	0	0					
m_3 0	1	1	1					
m_4 1	0	0	0					
m_5 1	0	1	1					
m_6 1	1	0	1					
m_7 1	1	1	0					




$$F(A, B, C) = \bar{C}(0, 2, 4, 6, 7)$$

A	B	C	F	\bar{B}	0	1	2	3
m_0 0	0	0	1	\bar{B}	0	1	4	5
m_1 0	0	1	0	\bar{B}	2	3	6	7
m_2 0	1	0	1		0	1	\bar{B}	
m_3 0	1	1	0					
m_4 1	0	0	1					
m_5 1	0	1	0					
m_6 1	1	0	1					
m_7 1	1	1	1	\bar{B}				



$$F(A, B, C) = \bar{C}(3, 4, 5, 6, 7)$$

A	B	C	F	\bar{A}	0	1	2	3
m_0 0	0	0	0	A	4	5	6	7
m_1 0	0	1	0		A	A	A	\bar{A}
m_2 0	1	0	0					
m_3 0	1	1	1					
m_4 1	0	0	1					
m_5 1	0	1	1					
m_6 1	1	0	1					
m_7 1	1	1	1					




Adders we have already done with Full and Half Adders Now we want to design 4-bit binary Adders


$A = A_3 \ A_2 \ A_1 \ A_0$

$B = B_3 \ B_2 \ B_1 \ B_0$


$$\begin{array}{r} A_3 \ A_2 \ A_1 \ A_0 \\ 0 \ 1 \ 0 \\ \hline P_3 \ B_2 \ B_1 \ B_0 \\ 0 \ 1 \ 1 \end{array}$$



we can do this in another way



Design 16-bit Adders using 4-bit Adders



Design 4-bit Multiplier using 4-bit binary adders

A

B

$A_3 \ A_2 \ A_1 \ A_0$

$B_3 \ B_2 \ B_1 \ B_0$

$A_3 \ B_0 \ A_2 \ B_1 \ A_1 \ B_2 \ A_0 \ B_3$

$A_3 \ B_1 \ A_2 \ B_2 \ A_1 \ B_3 \ A_0 \ B_0 \ X$

$A_3 \ B_2 \ A_2 \ B_3 \ A_1 \ B_0 \ A_0 \ B_2 \ X \ X$

$\underline{A_3 \ B_3} \ \underline{A_2 \ B_3} \ \underline{A_1 \ B_3} \ \underline{A_0 \ B_3} \ X \ X \ X$

$P_7 \ P_6 \ P_5 \ P_4 \ P_3 \ P_2 \ P_1 \ P_0$

Design

A


B

$B_{\text{in},x}$

Note

1-bit

The



Design 4-bit subtractor using 4-bit Adders

$$\begin{array}{r} A \quad A_3 \ A_2 \ A_1 \ A_0 \\ B \quad B_3 \ B_2 \ B_1 \ B_0 \\ \hline D \quad D_3 \ D_2 \ D_1 \ D_0 \end{array}$$

$B_3 \quad A_3$

$B_2 \quad A_2$

$B_1 \quad A_1$

$B_0 \quad A_0$


$$\begin{array}{r} A \quad A_3 \ A_2 \ A_1 \ A_0 \\ B \quad B_3 \ B_2 \ B_1 \ B_0 \\ \hline D \quad D_3 \ D_2 \ D_1 \ D_0 \end{array}$$

$B_3 \quad A_3$

$B_2 \quad A_2$

$B_1 \quad A_1$

$B_0 \quad A_0$





Note of magnitude comparator



1-bit magnitude comparator

Truth Table


A	B	$A == B$	$A > B$	$A < B$
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0




The overall circuit for 1-bit comparator




2-bit magnitude comparator $A = B$




if $A_1 = B_1$ and $A_0 = B_0$ $X_1 = 1 \quad X_0 = 1$
($X_1 \cdot X_0$)



2-bit magnitude comparator $A > B$




if $A_1 = 1$ and $B_1 = 0$ or $A_1 = B_1$ and $A_0 = 1$ and
 $B_0 = 0$ ($A_1 \cdot \bar{B}_1$) or ($X_1 \cdot A_0 \cdot \bar{B}_0$)



2-bit magnitude comparator $A < B$



if $A_1 = 0$ and $B_1 = 1$ or $A_1 = B_1$ and $A_0 = 0$ and
 $B_0 = 1$ ($\bar{A}_1 \cdot B_1$) or ($X_1 \cdot \bar{A}_0 \cdot B_0$)




3-bit magnitude comparator $A == B$

A $A_0 A_1 A_2$

B $B_0 B_1 B_2$

If $A_2 == B_2$ and $A == B_1$ and $A_0 == B_0$

$$(x_2 = 1 \cdot x_1 = 1 \cdot x_0 = 1) \Rightarrow (x_2 \cdot x_1 \cdot x_0)$$




3-bit Magnitude comparator $A == B$

A $A_0 A_1 A_2$

B $B_0 B_1 B_2$

If $A_2 == 0$ and $B_2 == 0$ or $A_2 == B_2$ and $A_1 == 1$ and $B_1 == 0$ or $A_1 == B_1$ and $A_0 == 1$ and $B_0 == 0$

$$(A_2 \cdot \bar{B}_2) \text{ or } (x_2 \cdot A_1 \cdot \bar{B}_2) \text{ or } (x_2 \cdot x_1 \cdot A_0 \cdot \bar{B}_0)$$




3-bit magnitude comparator $A < B$

A $A_0 \ A_1 \ A_2$

B $B_0 \ B_1 \ B_2$

if $A_2 = 0$ and $B_2 = 1$ or $A_2 = B_2$ and $A_1 = 0$ and
 $B_1 = 1$ or $A_1 = B_1$ and $A_0 = 0$ and $B_0 = 1$
 $(\bar{A}_2 \cdot B_2) \text{ or } (x_2 \cdot \bar{A}_1 \cdot B_1) \text{ or } (x_2 \cdot x_1 \cdot \bar{A}_0 \cdot B_0)$




4-bit magnitude comparator $A = B$

A $A_0 \ A_1 \ A_2 \ A_3$

B $B_0 \ B_1 \ B_2 \ B_3$

if $A_3 = B_3$ and $A_2 = B_2$ and $A_1 = B_1$ and $A_0 = B_0$
so it's $(x_3 = 1, x_2 = 1, x_1 = 1, x_0 = 1) \Rightarrow (x_3 \cdot x_2 \cdot x_1 \cdot x_0)$



4-bit comparator


$A < B$

A $A_3 A_1 A_2 A_0$

B $B_3 B_1 B_2 B_0$

if $A_3 = 1$ and $B_3 = 0$ or $A_3 = B_3$ and $A_2 = 1$ and $B_2 = 0$
or $A_2 = B_2$ and $A_1 = 1$ and $B_1 = 0$ or $A_1 = B_1$ and
 $A_0 = 1$ and $B_0 = 0$

$$(A_3 \cdot \bar{B}_3) \text{ OR } (x_3 \cdot A_2 \cdot \bar{B}_2) \text{ OR } (x_3 \cdot x_2 \cdot A_1 \cdot \bar{B}_1) \text{ OR } (x_3 \cdot x_2 \cdot x_1 \cdot A_0 \cdot \bar{B}_0)$$




4-bit magnitude comparator $A < B$

A $A_0 A_1 A_2 A_3$

B $B_0 B_1 B_2 B_3$

if $A_3 = 0$ and $B_3 = 1$ or $A_3 = B_3$ and $A_2 = 0$
and $B_2 = 1$ or $A_2 = B_2$ and $A_1 = 0$ and $B_1 = 1$
or $A_1 = B_1$ and $A_0 = 0$ and $B_0 = 1$
 $| A_3 \cdot B_3) \text{ OR } (x_3 \cdot \bar{A}_2 \cdot B_2) \text{ OR } (x_3 \cdot x_2 \cdot \bar{A}_1 \cdot B_1) \text{ OR } (x_3 \cdot x_2 \cdot x_1 \cdot \bar{A}_0 \cdot B_0)$


The diagram for A < B magnitude comparator



Encoder

design 4×2 Encoder

so Encoder a combinational circuit Take
and ↓ only Two output at time.
produce block diagram



	I_3	I_2	I_1	I_0	X	Y	$y = \Sigma(2, 8)$
m_1	0	0	0	1	0	0	$x = \Sigma(4, 8)$
m_2	0	0	1	0	0	1	
m_4	0	1	0	0	1	0	$d = \Sigma(0, 3, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15)$
m_8	1	0	0	0	1	1	


so we should implement them in K-map

	y	\bar{I}_1, \bar{I}_0	\bar{I}_1, I_0	I_1, I_0	I_1, \bar{I}_0
$\bar{I}_3 \bar{I}_2$	X			X	1
$\bar{I}_3 I_2$		X		X	X
$I_3 \bar{I}_2$		X	X	X	X
$I_3 I_2$	1		X	X	X

	x	\bar{I}_1, \bar{I}_0	\bar{I}_1, I_0	I_1, I_0	I_1, \bar{I}_0
$\bar{I}_3 \bar{I}_2$	X			X	
$\bar{I}_3 I_2$	1		X	X	X
$I_3 \bar{I}_2$		X	X	X	X
$I_3 I_2$	1		X	X	X

$$I_2 + I_3$$

Diagram for 11x2 Encoder




Design 8x3 Encoder

	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	X	Y	Z
m ₀ 1	0	0	0	0	0	0	0	0	0	0	0
m ₁ 0	1	0	0	0	0	0	0	0	0	0	1
m ₂ 0	0	1	0	0	0	0	0	0	0	1	0
m ₃ 0	0	0	1	0	0	0	0	0	0	1	1
m ₄ 0	0	0	0	1	0	0	0	0	1	0	0
m ₅ 0	0	0	0	0	1	0	0	0	1	0	1
m ₆ 0	0	0	0	0	0	1	0	0	1	1	0
m ₇ 0	0	0	0	0	0	0	1	0	1	1	1

$$X = \Sigma(4, 5, 6, 7) \Rightarrow m_4 + m_5 + m_6 + m_7$$

$$Y = \Sigma(2, 3, 6, 7) \Rightarrow m_2 + m_3 + m_6 + m_7$$


$$Z = \Sigma(1, 3, 5, 7) \Rightarrow m_1 + m_3 + m_5 + m_7$$



FLOPs


Implementation of function using NAND and NOR Gates

First NAND Gate:




Q: Design the function:

$$F = AD + B(C + DE)$$




Step 01: Draw logic diagram of function


Step 02: Replace equivalent gates by NAND



Step no: Simplification




Reversing NAND to AND/OR/NOT



so will get simple That we start form

$$F = AD + B(C + DE)$$




Implementation of function using NOR gate


$$Q: F = AB + B(C + DE)$$




Step1: Draw logic diagram for the function



Step2: Replace gate by NOR gate.



Simplification:



Priority Encoder

Design 4×2 priority Encoder.

I_3	I_2	I_1	I_0	X	Y	V	block diagram
0	0	0	0	0	0	0	
0	0	0	1	0	0	1	
0	0	1	X	0	1	1	
0	1	X	X	1	0	1	
1	X	X	X	1	1	1	

$\bar{I}_3\bar{I}_2$	$\bar{I}_1\bar{I}_0$	\bar{I}_1I_0	$I_1\bar{I}_0$	I_1I_0
1	1	1	1	1
1	1	1	1	1
1	1	1	1	1
1	1	1	1	1

$$I_0 < I_1 < I_2 < I_3$$

so The Priority
of input in
Priority Encoder

$$X = I_3 + I_2$$

$\bar{I}_3\bar{I}_2$	$\bar{I}_1\bar{I}_0$	\bar{I}_1I_0	$I_1\bar{I}_0$	I_1I_0
1	1	1	1	1
1	1	1	1	1
1	1	1	1	1
1	1	1	1	1


$$Y = I_3 + \bar{I}_2I_1$$

$\bar{I}_3\bar{I}_2$	$\bar{I}_1\bar{I}_0$	\bar{I}_1I_0	$I_1\bar{I}_0$	I_1I_0
1	1	1	1	1
1	1	1	1	1
1	1	1	1	1
1	1	1	1	1

$$I_3 + I_2 + I_0 + I_1$$

$$V = I_0 + I_1 + I_2 + I_3$$

$I_0 \quad I_1 \quad I_2 \quad I_3$



Q2 Draw the truth table for 8x3 priority Encoder

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	X	Y	Z	V
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	1	0	0	1	1
0	0	0	0	0	0	1	X	0	0	1	1
0	0	0	0	0	0	1	X X	0	1	0	1
0	0	0	0	0	1	X X X	0	1	1	1	1
0	0	0	0	1	X	X X X	1	0	0	1	1
0	0	1	X	X	X X X X	1	0	1	1	1	1
0	1	X	X	X X X X X	1	1	0	1	0	1	1
1	X	X	X	X X X X X	1	1	1	1	1	1	1

$$X = \bar{I}_7 \bar{I}_6 \bar{I}_5 I_4 + \bar{I}_7 \bar{I}_6 I_5 + \bar{I}_7 I_6 + I_7$$

$$X = \bar{I}_6 \bar{I}_5 + I_4 + \bar{I}_6 I_5 + I_6 + I_7$$

$$X = \cancel{I}_5 + I_4 + I_5 + I_6 + I_7$$

$$X = \cancel{I}_5 + I_4 + I_5 + I_6 + I_7$$

$$Y = \bar{I}_7 \bar{I}_6 \bar{I}_5 \bar{I}_4 \bar{I}_3 I_2 + \bar{I}_7 \bar{I}_6 \bar{I}_5 I_4 \bar{I}_3 + \bar{I}_7 I_6 + I_7$$

$$Y = \bar{I}_6 \bar{I}_5 \bar{I}_4 \bar{I}_3 I_2 + \bar{I}_6 \bar{I}_5 \bar{I}_4 I_3 + I_6 + I_7$$

$$Y = \bar{I}_5 \bar{I}_4 \bar{I}_3 I_2 + \bar{I}_5 \bar{I}_4 I_3 + I_6 + I_7$$

$$Y = \bar{I}_5 \bar{I}_4 (\bar{I}_3 I_2 + I_3 + I_6 + I_7)$$

$$Y = \bar{I}_5 \bar{I}_4 (I_2 + I_3) + I_6 + I_7$$

$$Z = \bar{I}_7 \bar{I}_6 \bar{I}_5 \bar{I}_4 \bar{I}_3 \bar{I}_2 I_1 + \bar{I}_7 \bar{I}_6 \bar{I}_5 \bar{I}_4 I_3 + \bar{I}_7 \bar{I}_6 I_5 + I_7$$

$$Z = \bar{I}_6 \bar{I}_5 \bar{I}_4 \bar{I}_3 \bar{I}_2 I_1 + \bar{I}_6 \bar{I}_5 \bar{I}_4 I_3 + \bar{I}_6 I_5 + I_7$$

$$Z = \bar{I}_6 (\bar{I}_5 \bar{I}_4 \bar{I}_3 \bar{I}_2 I_1 + \bar{I}_5 \bar{I}_4 I_3 + I_5) + I_7$$

$$Z = \bar{I}_6 (\bar{I}_4 \bar{I}_3 \bar{I}_2 I_1 + \bar{I}_4 I_3 + I_5) + I_7$$

$$Z = \bar{I}_6 (\bar{I}_4 (\bar{I}_3 \bar{I}_2 I_1 + I_3) + I_5) + I_7$$

$$Z = \bar{I}_6 (\bar{I}_4 (\bar{I}_2 I_1 + I_3) + I_5) + I_7$$

FLIP FLOPS:

- 1: A FLIP FLOPS is a binary storage device that can store one bit of data in it.
- 2: A FLIP FLOPS has two outputs namely Q (representing the normal value of bit stored in it) and \bar{Q} (representing the complement of the value stored in it).
- 3: A FLIP FLOPS also has two state namely set and Reset states.
- 4: A FLIP-FLOPS is said to be in the Set state when $Q=1$ and $\bar{Q}=0$.
- 5: A FLIP-FLOPS is said to be in the Reset state when $Q=0$ and $\bar{Q}=1$.
- 6: The state of the FLIP-flops is determined from Q output of the FLIP-flops.
- 7: Further, a FLIP-flops can maintain its state indefinitely until we change the input data.
- 8: For the normal operations of FLIP-flops, both Q and \bar{Q} must be complement to each other.
- 9: Binary information can be stored through different ways in FLIP-FLOPS giving rise to different types of flip-flops.

10: The commonly used FLIP-FLOPS are:

- SR FLIP-FLOPS
- D FLIP-FLOPS
- JK FLIP-FLOPS
- T FLIP-FLOPS

block diagrams



Truth Table

R	S	Q _n
0	0	•
0	1	◦
1	0	◦
1	1	◦

S	diagram of SR FLIP- FLOPs	Q
R		\bar{Q}

Basic SR Flip-Flops using NOR gate

A basic flip-flop can be constructed using either two NOR gate or two NAND gate construction of a basic RS flip-flop using two NOR gates is shown below



If we give zero to it. It will give us a

bleach diagram

S	Basic SR Flip-Flops bleach diagram	Q
R		\bar{Q}

Set state

If we give one to it. It will give us a Reset state

case 1: Assume $R=0$ and $S=1$

so it will give one in $Q=1$ and $\bar{Q}=0$


when the output of $Q=1$ is it is called set state

case 2: Assume $R=1$ and $S=0$

so it will give one in $\bar{Q}=1$ and $Q=0$ will be 0

when the output of \bar{Q} is one ($\bar{Q}=1$) and Q is zero ($Q=0$) it is called Reset state

diagram for case 2




Case 3: Assume $R=0$ and $S=0$

so it will give one in $Q=1$ and $\bar{Q}=0$

so it will show no change in state

This is for case 1:

diagram




case 4: Assume that $R=0$ and $S=0$
 So it will give one in $\bar{Q}(\bar{Q}=1)$ and $Q=0$
 So it will also shows no change in state
 This one for case 2
 elia gram:

In case 2 \bar{Q} was $R=0$ $Q=0$ so it shows no change
 one so it will stay one $S=0$ $\bar{Q}=1$ in flip-flops as same as case 2
 Reset state

If you apply zero and zero like $R=0$ and $S=0$
 So it will show no change in state if there were a set state after it or Reset after it
 cases. Assume that $R=1$ and $S=1$

In this situation, one of the input of both gates is "1", so both Q and \bar{Q} will be "0" zero violating the fact that both Q and \bar{Q} must be complement to each other. This state of the flip-flop when both Q and \bar{Q} become same is avoidable/undefined state.




case 6: Assume $R=0$ and $S=0$

However if case 5 occurs and then S and R both are made 0 simultaneously, a problem will occur. The output of the flip-flops is not determined if $R=0$ and $S=0$ after case 5 so we will not defend that the flip-flops^{is in} which state so it will go to set state reset we don't defend it. we can defend

If in one case when it will depend that which input is remain logic one. If R is remain logic one so it will give as a set state



If S is remain logic one so it will give as a set state.

Diagram:




Basic SR Flip-Flops using NAND Gates

A basic flip-flops can be constructed using either two NOR gates or two NAND gates. The construction of a basic RS flip-flop using two NAND gates is shown below:



block diagram

S	a basic SR	Q
R	FLIP-FLOPS using NAND gates	Q-bar




Let us analyze the operation of the basic flip-flops shown in Lee one. We know that the output of a NAND gate is (1) if any input is (0) and the output is (0) only when all its inputs are (1).

Case 1: Assume $S=0$ and $R=1$

$$Q=1 \text{ and } \bar{Q}=0$$

So This is on set state.

Truth Table	
1	0
0	1
0	0
1	1



case 2: Assum $S=1$ and $R=1$

when we look to the case it was $S=0$ and $R=1$ so it was set state now when we apply $S=1$ and $R=1$ so it give same as in case 1.

$$Q=1 \text{ and } \bar{Q}=0$$

so it called no change in state diagram.


It was ~~in case 1~~ $S=1$ ————— $Q=1$ so it give as set state

it was 1 in (C2) $R=1$ ————— $Q=0$ No change will happen to the state

case 3: Assum That $S=1$ and $R=0$

$$Q=0 \text{ and } \bar{Q}=1$$

so it will show the Reset state diagram.



CASE 4 Assume $S=1$ and $R=1$

when we look to the case 3 it was $S=0$ and $R=0$ so it was Reset state. When we apply $S=1$ and $R=1$ so it will still Reset state due to case 3.

$Q=0$ and $\bar{Q}=1$ it's called Reset state diagram.

it was ① in (case 3) $S=1$ ————— D ————— $Q=0$ when $Q=0$ and

$\bar{Q}=1$ it is a

it was ② in (case 3) $R=1$ ————— D ————— $\bar{Q}=1$ Reset state

due to case 3

NO change state

CASE 5: Assume $S=0$ and $R=0$

In this situation both of the gate will give one so we said that The output should complement of each other

so we give $S=0$ and $R=0$ it will give as


$Q=1$ and $\bar{Q}=1$ so this avoidable or undefined state.

diagram.

$S=0$ ————— D ————— $Q=1$ ~~when~~ when $Q=1$ and $\bar{Q}=1$

$R=0$ ————— D ————— $\bar{Q}=1$ it is avoidable state

comparison between basic SR flip-flops using NOR gates and NAND gates




Implementation of ~~SR~~ FIP-FLOPs using NOR gates

Q_T	S	R	Q_{T+1}	State
0	0	0	0	No change
\rightarrow	0	0	1	Reset
0	1	0	1	Set
0	1	1	X	Avoidable
1	0	0	1	No change
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	X	Avoidable



Implementation of FIP-FLOPs using NAND gates

Q_T	S	R	Q_{T+1}	State
0	0	0	X	Avoidable
0	0	1	1	Set
0	1	0	0	Reset
0	1	1	0	No change
1	0	0	X	Avoidable
1	0	1	1	Set
1	1	0	0	Reset
1	1	1	1	No change



Gated SR latch

Enable control RS latch




Gated SR latch using NOR gate

Characteristic Truth table


G _T	S	R	Q _{T+1}	State
0	0	0	Q _T	
0	0	1	Q _T	
0	1	0	Q _T	
0	1	1	Q _T	
1	0	0	Q _T	
1	0	1	Q	Reset
1	1	0	1	Set
1	1	1	X	Avoidable

~~SR latch Gated RS latch using NAND gate~~



when we are doing Gated SR latch whether it is NOR Gate or NAND Gate The output is same: $S=1$ and $R=0$ = Set state $R=0$ and $S=0$ No change
 $S=0$ and $R=1$ = Reset state $R=1$ and $S=0$ Avoidable

D Flip Flops




if $D=1$ so it will give us set state

if $D=0$ so it will give us a Reset state

characteristic Truth table

Q_T	D	Q_{T+1}	state
m_0	0	0	Reset state
m_1	0	1	Set state
m_2	1	0	Rest state
m_3	1	1	Set state

characteristic equation




characteristic equation = D

$$Q_{T+1} = D$$

Gated D latch

- SR latch is in the prohibited state when both $R=S=1$.
- D (data input) latch is single input version of SR latch.
- NOR gates #2 and #2 form the basic flip-flop and AND gates on A and B are used for the control input.
- D input goes directly to S input (gate #1) and its complement is applied at R input (gate #2).
- The circuit diagram for D latch.




Block diagram

D	0	0	0	1
D	0	0	1	0
D	0	1	0	0
D	0	1	1	1
D	1	0	0	0
D	1	0	1	0
D	1	1	0	0
D	1	1	1	1

Edge Triggered JK Flip-flop

A JK flip-flop is modified from SR flip-flop in order to allow the indeterminate state of SR flip-flop. JK flip-flop is shown in fig below:



In general we can summarize the behavior of JK flip-flop as:

$J=0$ and $K=0 \Rightarrow$ No change in the state of flip-flop
 $J=1$ and $K=0 \Rightarrow$ This is set state

$J=0$ and $K=1 \Rightarrow$ This is Reset state

$J=1$ and $K=1 \Rightarrow$ This is complement it's state like if stat is set it's become Reset and Reset become set state.

The characteristic table and characteristic equation for the JK flip are shown below.

	Q_T	J	K	Q_{T+1}
m_0	0	0	0	0
m_1	0	0	1	0
m_2	0	1	0	1
m_3	0	1	1	1
m_4	1	0	0	1
m_5	1	0	1	0
m_6	1	1	0	1
m_7	1	1	1	0


characteristic equation

\bar{Q}_T	$\bar{J}K$	$\bar{J}K$	JK	JK
.	.	.	(1)	(1)
D	D	D	D	D

$\text{#} Q_{T+1} = \bar{Q}_T J + Q_T K$

Edge Triggered T flip-flop


- T flip-flop is slight modification of JK flip-flop with J and K inputs are tied together and named as T. The circuit diagram of T flip-flop is shown in the fig. below:



The characteristic table and the characteristic equation are shown below:

Q_T	T	Q_{T+1}	Characteristic equation
m_0 0	0	0	$\bar{Q}_T \bar{T}$
m_1 0	1	1	$\bar{Q}_T \text{ (1)}$
m_2 1	0	1	$\bar{Q}_T \text{ (1)}$
m_3 1	1	0	$Q_{T+1} = Q_T \bar{T} + \bar{Q}_T T$

Edge Triggered T flip flop using NAND Gate
The circuit diagram of T flip-flop is shown in the figure below:



The characteristic table and the characteristic equation are shown below:

Q_T	T	Q_{T+1}	Characteristic equation
m_0 0	0	0	$\bar{Q}_T \bar{T}$
m_1 0	1	1	$\bar{Q}_T \text{ (1)}$
m_2 1	0	1	$\bar{Q}_T \text{ (1)}$
	1	0	$Q_{T+1} = Q_T \bar{T} + \bar{Q}_T T$