



Digital Logic Design



Lecture # 26 Data Path of Hack CPU





Today's Agenda

- Von Neumann Architecture
- Flow of Information inside Computers
- Buses
 - Data Bus
 - Address Bus
 - Control Bus
- Fetch Execute Cycle
- Fetch Execute Clash
- Harvard Architecture
- Hack CPU Interface
- Hack CPU Implementation
- Input/output and Operations of Hack ALU
- Control Logic of Hack CPU






Von Neumann Architecture



Von Neumann Architecture


The Von Neumann architecture is a computer architecture given by a mathematician and physicist John von Neumann describes the design architecture for an electronic digital computer with these components:

- A Processing Unit that contains an ALU and registers
- ➤ A Control Unit that contains an instruction register and program counter
- > A Memory unit that stores both data and instructions





Information Flow / CPU Data Path





Overview of General Fetch-Execute Cycle



Basic CPU Loop


Repeat:

- Fetch an instruction from the program memory
- Execute the instruction



Fetching

- Put the location of the next instruction in the Memory address input
- Read the contents of the memory from that location to get the instruction code





Executing

- The instruction code specifies "what to do"
 - Which arithmetic or logical instruction to execute
 - Which memory address to access (for read / write)
 - · If / where to jump


•

Different subset of the instruction bits controls different aspects of the operation

- Executing the instruction involves:
 - accessing registers and / or
 - accessing the data memory




Fetch Execute






Fetch-Execute Clash






Fetch-Execute Clash (cont...)






Solution: multiplex, using an instruction register



Instructor: Muhammad Arif Butt, Ph.D.



Solution: multiplex, using an instruction register



Instructor: Muhammad Arif Butt, Ph.D.



Simpler Solution: Harvard Architecture

<u>Variant of von Neumann Architecture</u> (used by the Hack computer):

Two physically separate memory units:

- Instruction memory
- · Data memory

Each can be addressed and manipulated seperately, and simultaneously

Advantage:

Complication avoided

Disadvantage:


- Two memory chips instead of one
- The size of the two chips is fixed



Designing the Data Path of Hack CPU




Hack Computer Architecture






Hack CPU Interface




Inputs:

- Data Value
- Instruction
- Reset Bit






Hack CPU Interface




Outputs:

- Data Value
- Write to Memory? (yes/no)
- Memory Address
- Address of next instruction






Abstract View of Execution of A and C-Instruction





PC++


Abstract View of Address of next Instruction



The updated PC value is emitted by 15 bit output named PC



Hack CPU Implementation




(each "C" symbol represents a control bit)



How A/C-Instructions Execute?




Instruction Handling





Handling A-Instruction



A-instruction

CPU handling of an A-instruction:


- Decodes the instruction into
 - op-code
 - 15-bit value
- Stores the 15 bit value in the A-register
- Outputs the value to ALU via Mux (not shown in this diagram)

Note:

- In case of A-instruction, the A-register get its input from the instruction part
- In case of C-instruction, the A-register get its input from the ALU output



Handling C-Instruction



C-instruction

CPU handling of C-instruction:


- dest= comp ;jump
- Decodes the instruction bits into:
 - · Op-code
 - ALU control bits (D+1)
 - Destination load bits (D-Register)
 - Jump bits (Un-condional jump)
- Routes these bits to their chip-part destinations
- The chip-parts (most notably, the ALU) execute the instruction



Control Input of two Mux16 Chips




Select Input of First Mux16 Chip





Select Input of Second Mux16 Chip






ALU Operations




ALU Operation





ALU Operation: Inputs



ALU data inputs:

- Input 1: From D-register
- Input 2: From A-register or M-register (decided by bit#12 of Instruction: a)


ALU control inputs:

1 11 a cccccc ddd jjj

• 6 x Control bits (from bits 6-11 of the instruction: ccccc)



ALU Operation: Outputs




- Result of ALU calculation, fed simultaneously to three locations:
 - D-register, A-register, M-register (data memory)
- Which out of these three destinations actually commits to the ALU output is determined by the instruction's destination bits

Note: 000 in the destination bits means don't save the ALU output, and **111** means save it simultaneously in D, A and M registers



ALU Operation: Control Outputs





ALU control outputs:

- is the output negative? (ng)
- is the output zero? (zr)



Control Inputs of A-Register and D-Register Chips








Control Logic of PC Register



Control Logic of CPU



(each "C" symbol represents a control bit)




Possible Outside View of Hack Computer



- The computer is loaded with some program
 - Pushing reset button causes the program to start running from beginning



Control Abstraction



- Emits the address of the next instruction
- reset:

PC=0

• <u>no jump:</u> **000**

PC++

• goto: **111**


PC=A

PC always goes to an address stored in "A" when it jumps

• <u>conditional goto:</u> if (condition) PC=A else PC++



Control Implementation




PC operation (implementation)

if
$$(reset == 1)$$

$$PC = 0$$


address of next instruction

else





Hack CPU Implementation



That's It! All that remains is to actually build it ©



Things To Do

