

Synthesis

Workshop Session 3


Presented by
Aireen Amir Jalal

<https://github.com/merledu>
<https://www.merledupk.org>

MERL Confidential
Disclosed Pursuant to
NDA

Contents

- What is Synthesis?
- Design Exploration Strategy
- Basics of Timing
- Timing Delays
- Setup and hold time violations
- Static Timing Analysis (STA)
- Timing Violations
- LAB PRACTICE




What is Synthesis?

What are SCL?

- Standard cell library
- Collection of building blocks

What is SDC?

- Synopsis Design Constraint
- Timing constraints in a design.



RTL

```
module inverter (  
    input wire in,  
    output out );  
    assign out = !in;  
endmodule
```


Gate-Level Netlist

```
module inverter(in, out);  
    input in;  
    output out;
```

```
sky130_fd_sc_hd__inv_  
2_0_ (  
    .A(in),  
    .Y(out)  
);  
endmodule
```


What is Synthesis?

- **Translation**; Identifies logic,
- **Optimization**; Technology-independent optimizations,
- **Mapping**; Map logic elements to target technology (standard cell library).



Design Exploration Strategy


Synthesis Strategy



Trade-off between Area and Timing

Basics of Timing

- Setup time : t_{setup} = time *before* the clock edge that data must be stable (i.e. not changing)
- Hold time: t_{hold} = time *after* the clock edge that data must be stable




Timing Delays

Main delay concerns in circuits:

- Gate delays are due to gate transitions
 - Wire delays are due to signal propagation along wires
 - Clock skew is due to the difference in time the sequential elements activate.
-
- **Assume clock skew is negligible, we'll discuss in more detail in Clock Tree Synthesis tutorial.**

Setup time violations





Setup violations can be fixed by either;

- Increasing the clock period
- Decreasing the delay of the data path logic

$$t_{\text{Clock}} \geq t_{\text{combDelay}} + t_{\text{setup}}$$

Hold time violations




$$t_{\text{combDelay}} \geq t_{\text{hold}}$$

Static Timing Analysis

- Here we will be looking at **SLACK!**
- It is the **difference between the Required arrival times and the actual arrival time for a signal.**
- Compute the slack = $RAT - AAT$
- RAT is the required arrival time, latest time signal can transition
- AAT is the actual arrival time
- Negative slack at any output means the circuit does not meet timing Positive slack at all outputs means the circuit meets timing

Timing Violations

- Worst Negative Slack (WNS)
- Data arrival time (DAT) > required arrival time (RAT)
 - $\text{DAT} = \text{Gate delay} + \text{Net delay} = 3 + 2 + 3 + \text{Net delay} > \text{Arrival time}$
 - negative slack exists
- Total Negative Slack (TNS)
 - Sum of all the delays



Clock period (T_{RAT}) = 5ps

Thank you

MERL Confidential