# **Tutorial Number 1**

## Getting start with OpenLane

## **LEARNING OUTCOMES:**

At the end of this lab, participants will be able to:

- 1. Prepare a design to go through the openlane flow
- 2. Distinguish between interactive and non-interactive flow
- 3. Get an understanding of all the steps involved in auto place and route (APR)
- 4. Traverse between all the directories created from a run

## **PREREQUISITE:**

Before this lab, participants should:

```
1) have a basic understanding of linux command like:
```

```
a-cd -Change Directory
cd /home/merl-tools/openlane v0.9/openlane [to go to the working directory]
cd.. [to go back one directory]
b-ls -List
c-vim -Text Editor
:q! -to exit
i - to enter insert mode
escape - to get out of insert mode
:x! or :wq -to save and exit
d-dp -To copy
cp <old name> <new name>
```

- 2) know how to run TCL scripts. A good TCL tutorial can be found here.
- 3) know digital logic design and basic electronics

The editor we have used is a terminal based editor called Vim and you can use an editor of your own choice.

# MAJOR COMPONENTS OF PHYSICAL DESIGN (OPEN-SOURCE)

Google and Skywater foundry in collaboration with efabless announced an open-source 130nm process design kit (PDK). This PDK is itself built from two components which give us the final **sky130A** directory:

- Skywater-pdk Contains all the foundry provided PDK related files.
- Open\_pdk Contains scripts that are used to bridge the gap between closed-source and open-source PDK to EDA tool compatibility

```
~/Documents/pdks
} ls
drwxrwxr-x - rameen 12 Jul 19:49 open_pdks
drwxrwxr-x - rameen 12 Jul 19:53 sky130A
drwxrwxr-x - rameen 12 Jul 19:47 skywater-pdk
```

The EDA tool mentioned above is openlane. It ships with a pre-installed

## PDK structure

## Sky130A

- libs.tech
  - o openlane
  - o klayout
  - o ngspice
  - o magic
  - o qflow
- libs.ref
  - o sky130\_fd\_sc\_hd
  - o sky130\_fd\_sc\_hdll
  - o sky130\_fd\_sc\_hs
- SOURCE

## **RUNNING THE FLOW**

## 1. make test

#### 2. Non-Interactive

### 3. Interactive


1. You can check there are two folders in design/gcd

2. Copy your design into src folder


```
~/Downloads
} mv gcd/src /home/rameen/Documents/OpenLane/designs/gcd
```

- 3. Verify the Design name and Clock port name into src/<top\_module\_file> and config.tcl file
- 4. Now you can prep the design

## **OpenLane structure**



#### Runs structure



### **Tasks**

- 1. Explore different flags with ./flow.tcl, for example:
  - a) ./flow.tcl -design <design name> -config file
- 2. Locate the GDS file of inverter provided by the foundry
  - a) HINT: The name of the file is sky130 fd sc hd inv 2.gds
- 3. Explore which configuration file has the highest priority
- 4. Explore if an environment variable can be changed after **prepping** the design, if yes then how?
- 5. Explore if we can use different library other than sky130 fd sc hd