Tutorial Number 2

Introduction to Synthesis

LEARNING OUTCOMES:

At the end of this lab, participants will be able to:


- 1. Initialize the design prior to running prep -design <design_name>
- 2. Run the whole flow for synthesis
- 3. Experiment with the different variables for synthesis configuration scripts.
- 4. View the statistics for a complete synthesis flow.
- 5. Meet the timing requirements for the design using Static Timing Analysis (STA).

Introduction to RTL Synthesis

Synthesis is a process by which the RTL or the logical design is converted into a circuit using the components of standard cell library (SCL). This results in a gate level netlist. The other factors responsible for specifying design intent includes the timing, clock definition, false path, power and area constraints for the synthesis step are defined in the Synopsys Design Constraint (SDC) file.

RTL synthesis is defined in two steps

- Translation from RTL description into gates
- Optimization of Logic



For this lab we will be exploring the design picorv32a.

Interactive Mode:

For initialize a new design from RTL coding we have to run init_design_config command Download gcd RTL design file from here

1. Initialize your design

2. You can check there are two folders in design/gcd

3. Copy your design into src folder

```
~/Downloads
> mv gcd/src /home/rameen/Documents/OpenLane/designs/gcd
```

- 4. Verify the Design name and Clock port name into src/<top_module_file> and config.tcl file
- 5. Now you can prep the design

6. Run the command "run synthesis" for synthesize the design.

LabTask: Create a copy of the design picorv32a with your name in the designs directory.

Step 1: Go to path "cd \$OPENLANE_ROOT" and execute "make mount" command to enter the docker container;

Synthesis in interactive mode:

- ./flow.tcl -interactive
- prep –design picorv32a__<your_name>
- run synthesis

You can interact with the synthesis parameters during flow execution:

To check the value of certain parameters when in docker:

```
echo $::env(variable_name)
for eg. echo $::env(SYNTH MAX FANOUT)
```

Similarly, we can update the values for the synthesis variables interactively, without having to leave the docker.

Steps to follow for updating values in variables:

- Prep -design <design_name> -tag <run_name>
- set ::env(SYNTH MAX FANOUT) 4

and then check if the value is updated: echo \$::env(SYNTH MAX FANOUT)

• run synthesis

The runs created after this step can be found on this path:

/home/document/openlane/designs/picorv32a_<your_name>/runs/<run_name>

The generated netlist can be found at:

/home/document/openlane/designs/picorv32a_<your_name>/runs/<run_name>/results/synthesis/ <design_name>.synthesis.v

The logs can be found at:

/home/document/openlane/designs/picorv32a_<your_name>/runs/<run_name>/logs/synthesis/

The timing reports can be found at:

/home/document/openlane/designs/picorv32a <your name>/runs/<run name>/reports/synthesis/

Constraints:

- The area and timing of your circuit are mainly determined by your circuit/design architecture and coding style.
- There is always a trade-off between the design timing and area.
- In fact, a super tight timing constraint may work while synthesis, but failed in the Place & Route (P&R) procedure.

TO DO TASK:

1. From the logs, i.e. synthesis.log identifies the flop ratio in the design.

(hint: flop ratio= total no. of flops/ total cells)

2. Try different synthesis strategies and identify the differences in area and timing for picorv32a test after synthesis execution. Complete the table:

(hint: Vary the value of ::env(SYNTH_STRATEGY) in design config.tcl file)

SYNTH_STRATEGY	TNS	Area
DELAY 0		
DELAY 1		
DELAY 2		
AREA 0		
AREA 1		
AREA 2		

Useful repo: https://github.com/merledu/OpenLane_Workshop