
TIMER X CAPTURE UNIT

Features:

- 32-bit timer with 12-bit prescaler and 32-bit step register
- Can be used with APB (Advanced Peripheral Bus) or TL-UL (Tile link).

Block Diagram:



Hardware interface

Signal Name	Width	Direction	Description
Clk	1 bit	input	Primary clock
Reset	1 bit	input	Active low asynchronous reset
Add	2 bit	input	Address for timer write and capture unit enable.
t_data	32 bit	input	Write data for address specified.
Ren	1 bit	input	Read enable for capture unit.
Wen	1 bit	input	Write enable for capture unit.
Intrupt	1 bit	input	Input intrupt signal for ICU.
trig_tel	2 bit	input	Capture units trigger type select.
data_ready	1 bit	output	Output ready enable.
r_data	32 bit	output	Output read data.

Programmers Guide:

INITIALIZATION

The software should configure the step and prescaler bits before enabling the timer control to correctly increment the timer value if the default settings aren't required. The **t_data** register should be modified to the desired **prescaler** and **step** value with respect to their address value in **add** register for setting delay in primary **clk** signal and increment value respectively. Now the timer compare value should be written to the **mtimecmp** to set the limit of the timer counter. Moving forward now the **reset** register needs to be written 0x1 in order to activate the timer to start the counter. Now if the programmer needs to reset the timer can do it by setting the hardware reset pin 0x0.

REGISTER ACCESS

This timer is capable of handling a 32 bit timer compare and 32 bit timer register value

CONFIGURATION STEPS

- 1. Wake up the ICU: If the capture unit is attached with timer, then every intrupt's time comes in capture unit but ICU will not store this value until the user tell to do so by making wen enable. This is to provide more control to user to handle things as per the need.
- 2. <u>Generating the request signal(get_time)</u>: The intrupt convert in request signal from timer after passing through edge detector if the user wants to capture the input as level, then the edges coming from edge detector will not be translated in real_intrupt (See details in register map section) else the request will be generated as edge.
- 3. <u>Storing the time</u>: The current counter value coming from timer will store then in intrupt_time on the positive edge of clk checking the wen signal to be enable.
- 4. <u>Display</u>: To see the last intrupt time ren signal should be enable which will let the r_data register to be filled with the intrupt time value stored in intrupt_time register and a indicating signal data_ready.

Register Map:

	Timer.delay Delay primary clock reset default = 0x1														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							(delay							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							(delay		•					
Bits	Тур	e R	eset	Name	e De	escript	tion								
31:0	wo	0>	Reset Name Description 0x1 delay To delay the primary clock												
		·			·										

							cour	er.mtii nter re ult = 0	set						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l		l	l	l		n	ntime							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ı		ı	ı	ı	1	n	ntime	1	1	•	•	1	•	•

Bits	Туре	Reset	Name	Description
31:0	rw	0x0	mtime	The counter register with positive edge of secondary clock

Timer.t_data @0x2 Comparison register

reset default = 0xffffffff

						1030	Lacia	uit - 0	<u> </u>						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	mtimecmp														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							mti	mecmp)						

Bits	Туре	Reset	Name	Description
31:0	wo	0xfffffff	mtimecmp	The comparison register with mtime.

						I	ncrem	_data @ ent va ult = 0	lue						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								step							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								step							

Bits	Type	Reset	Name	Description
31:0	wo	0x1	step	The counter's increment value/level register.

							elay s	data (etter rult = 0)	eset						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							pre	escaler	•						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							pre	escaler	•						

Bits	Туре	Reset	Name	Description
31:0	wo	0x9	prescaler	The delay set according to this signal.

										•					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														over_	_flow

28 27

Bits	Туре	Reset	Name	Description
1:0	wo	0x0	over_flow	When counter reached the limit it increments.

Input_capture_unit.w_data Time write reset default = 0x0

w data

		Reset	Name	Description
31:0	wo	0x0	w_data	Intrupt time from timer.

Input_capture_unit.get_time @0x3 Fetch the time reset default = 0x0

Get_time

Bits	Туре	Reset	Name	Description
1	wo	0x0	get_time	Signal to timer to write the current counter value in w_data.