

## Instruções do Computador Teórico NEANDER: Tabelas descritivas e suas respectivas expressões booleanas

### 1. NOP (*No Operation*):

<b>NOP</b>	b2	b1	b0	dec	barr/INC	barr/PC	ULA_op	PC_rw	AC_rw	MEM_rw	REM_rw	RDM_rw	RI_rw
	0	0	0	0	1	1	000	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	000	1	0	0	0	1	0
	0	1	0	2	1	1	000	0	0	0	0	0	1
	0	1	1	3	1	1	000	0	0	0	0	0	0
	1	0	0	4	1	1	000	0	0	0	0	0	0
EXECUÇÃO	1	0	1	5	1	1	000	0	0	0	0	0	0
	1	1	0	6	1	1	000	0	0	0	0	0	0
	1	1	1	7	1	1	000	0	0	0	0	0	0

Simplificações dos sinais de controle:

→ barrINC = '1'

→ barr/PC = '1'

→ ULA\_op = "000"

→ PC\_nrw = not b<sub>2</sub> and not b<sub>1</sub> and b<sub>0</sub>

→ AC\_nrw = '0'

→ MEM\_nrw = '0'

→ REM\_nrw = not b<sub>2</sub> and not b<sub>1</sub> and not b<sub>0</sub>

→ RDM\_nrw = not b<sub>2</sub> and not b<sub>1</sub> and b<sub>0</sub>

→ RI\_nrw = not b<sub>2</sub> and b<sub>1</sub> and not b<sub>0</sub>

### 2. STA (*Store Accumulator*):

<b>STA</b>	b2	b1	b0	dec	barr/INC	barr/PC	ULA_op	PC_rw	AC_rw	MEM_rw	REM_rw	RDM_rw	RI_rw
	0	0	0	0	1	1	000	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	000	1	0	0	0	1	0
	0	1	0	2	1	1	000	0	0	0	0	0	1
	0	1	1	3	1	1	000	0	0	0	1	0	0
	1	0	0	4	1	1	000	1	0	0	0	1	0
EXECUÇÃO	1	0	1	5	1	0	000	0	0	0	1	0	0
	1	1	0	6	1	1	000	0	0	1	0	0	0
	1	1	1	7	1	1	000	0	0	0	0	0	0

Simplificações dos sinais de controle:

→ barrINC = '1'

→ barr/PC = not b<sub>2</sub> or b<sub>1</sub> or not b<sub>0</sub>

→ ULA\_op = "000"

→ PC\_nrw = not b<sub>1</sub> and (b<sub>2</sub> xor b<sub>0</sub>)

- $AC\_nrw = '0'$
- $MEM\_nrw = b_2 \text{ and } b_1 \text{ and not } b_0$
- $REM\_nrw = (\text{not } b_1 \text{ and } (b_2 \text{ xnor } b_0)) \text{ or } (\text{not } b_2 \text{ and } b_1 \text{ and } b_0)$
- $RDM\_nrw = \text{not } b_1 \text{ and } (b_2 \text{ xor } b_0)$
- $RI\_nrw = \text{not } b_2 \text{ and } b_1 \text{ and not } b_0$

### 3. NOT (Logical Not):

NOT	b2	b1	b0	dec	barr/INC	barr/PC	ULA_op	PC_rw	AC_rw	MEM_rw	REM_rw	RDM_rw	RI_rw
	0	0	0	0	1	1	100	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	100	1	0	0	0	1	0
	0	1	0	2	1	1	100	0	0	0	0	0	1
	0	1	1	3	1	1	100	0	0	0	0	0	0
	1	0	0	4	1	1	100	0	0	0	0	0	0
EXECUÇÃO	1	0	1	5	1	1	100	0	0	0	0	0	0
	1	1	0	6	1	1	100	0	0	0	0	0	0
	1	1	1	7	1	1	100	0	1	0	0	0	0

Simplificações dos sinais de controle:

- $barrINC = '1'$
- $barr/PC = '1'$
- $ULA\_op = "100"$
- $PC\_nrw = \text{not } b_2 \text{ and not } b_1 \text{ and } b_0$
- $AC\_nrw = b_2 \text{ and } b_1 \text{ and } b_0$
- $MEM\_nrw = '0'$
- $REM\_nrw = \text{not } b_2 \text{ and not } b_1 \text{ and not } b_0$
- $RDM\_nrw = \text{not } b_2 \text{ and not } b_1 \text{ and } b_0$
- $RI\_nrw = \text{not } b_2 \text{ and } b_1 \text{ and not } b_0$

### 4. ADD (Add):

ADD	b2	b1	b0	dec	barr/INC	barr/PC	ULA_op	PC_rw	AC_rw	MEM_rw	REM_rw	RDM_rw	RI_rw
	0	0	0	0	1	1	001	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	001	1	0	0	0	1	0
	0	1	0	2	1	1	001	0	0	0	0	0	1
	0	1	1	3	1	1	001	0	0	0	1	0	0
	1	0	0	4	1	1	001	1	0	0	0	1	0
EXECUÇÃO	1	0	1	5	1	0	001	0	0	0	1	0	0
	1	1	0	6	1	1	001	0	0	0	0	1	0
	1	1	1	7	1	1	001	0	1	0	0	0	0

**Simplificações dos sinais de controle:**

→ **barrINC** = '1'

→ **barr/PC** = not **b<sub>2</sub>** or **b<sub>1</sub>** or not **b<sub>0</sub>**

→ **ULA\_op** = "001"

→ **PC\_nrw** = not **b<sub>1</sub>** and (**b<sub>2</sub>** xor **b<sub>0</sub>**)

→ **AC\_nrw** = **b<sub>2</sub>** and **b<sub>1</sub>** and **b<sub>0</sub>**

→ **MEM\_nrw** = '0'

→ **REM\_nrw** = (not **b<sub>1</sub>** and (**b<sub>2</sub>** xnor **b<sub>0</sub>**)) or (not **b<sub>2</sub>** and **b<sub>1</sub>** and **b<sub>0</sub>**)

→ **RDM\_nrw** = (**b<sub>2</sub>** and not **b<sub>0</sub>**) or (not **b<sub>2</sub>** and not **b<sub>1</sub>** and **b<sub>0</sub>**)

→ **RI\_nrw** = not **b<sub>2</sub>** and **b<sub>1</sub>** and not **b<sub>0</sub>**

## 5. OR (Logical Or):

OR	b2	b1	b0	dec	barr/INC	barr/PC	ULA_op	PC_nrw	AC_nrw	MEM_nrw	REM_nrw	RDM_nrw	RI_nrw
	0	0	0	0	1	1	010	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	010	1	0	0	0	1	0
	0	1	0	2	1	1	010	0	0	0	0	0	1
	0	1	1	3	1	1	010	0	0	0	1	0	0
	1	0	0	4	1	1	010	1	0	0	0	1	0
EXECUÇÃO	1	0	1	5	1	0	010	0	0	0	1	0	0
	1	1	0	6	1	1	010	0	0	0	0	1	0
	1	1	1	7	1	1	010	0	1	0	0	0	0

**Simplificações dos sinais de controle:**

→ **barrINC** = '1'

→ **barr/PC** = not **b<sub>2</sub>** or **b<sub>1</sub>** or not **b<sub>0</sub>**

→ **ULA\_op** = "010"

→ **PC\_nrw** = not **b<sub>1</sub>** and (**b<sub>2</sub>** xor **b<sub>0</sub>**)

→ **AC\_nrw** = **b<sub>2</sub>** and **b<sub>1</sub>** and **b<sub>0</sub>**

→ **MEM\_nrw** = '0'

→ **REM\_nrw** = (not **b<sub>1</sub>** and (**b<sub>2</sub>** xnor **b<sub>0</sub>**)) or (not **b<sub>2</sub>** and **b<sub>1</sub>** and **b<sub>0</sub>**)

→ **RDM\_nrw** = (**b<sub>2</sub>** and not **b<sub>0</sub>**) or (not **b<sub>2</sub>** and not **b<sub>1</sub>** and **b<sub>0</sub>**)

→ **RI\_nrw** = not **b<sub>2</sub>** and **b<sub>1</sub>** and not **b<sub>0</sub>**

## 6. AND (Logical And):

AND	b2	b1	b0	dec	barr/INC	barr/PC	ULA_op	PC_rw	AC_rw	MEM_rw	REM_rw	RDM_rw	RI_rw
	0	0	0	0	1	1	011	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	011	1	0	0	0	1	0
	0	1	0	2	1	1	011	0	0	0	0	0	1
	0	1	1	3	1	1	011	0	0	0	1	0	0
	1	0	0	4	1	1	011	1	0	0	0	1	0
EXECUÇÃO	1	0	1	5	1	0	011	0	0	0	1	0	0
	1	1	0	6	1	1	011	0	0	0	0	1	0
	1	1	1	7	1	1	011	0	1	0	0	0	0

Simplificações dos sinais de controle:

→ barrINC = '1'

→ barr/PC = not b<sub>2</sub> or b<sub>1</sub> or not b<sub>0</sub>

→ ULA\_op = "011"

→ PC\_nrw = not b<sub>1</sub> and (b<sub>2</sub> xor b<sub>0</sub>)

→ AC\_nrw = b<sub>2</sub> and b<sub>1</sub> and b<sub>0</sub>

→ MEM\_nrw = '0'

→ REM\_nrw = (not b<sub>1</sub> and (b<sub>2</sub> xnor b<sub>0</sub>)) or (not b<sub>2</sub> and b<sub>1</sub> and b<sub>0</sub>)

→ RDM\_nrw = (b<sub>2</sub> and not b<sub>0</sub>) or (not b<sub>2</sub> and not b<sub>1</sub> and b<sub>0</sub>)

→ RI\_nrw = not b<sub>2</sub> and b<sub>1</sub> and not b<sub>0</sub>

## 7. JMP, JN e JZ (caso N = 1 e Z = 1) (Jump, Jump if Negative e Jump if Zero):

JMP	b2	b1	b0	dec	barr/INC	barr/PC	ULA_op	PC_rw	AC_rw	MEM_rw	REM_rw	RDM_rw	RI_rw
	0	0	0	0	1	1	000	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	000	1	0	0	0	1	0
	0	1	0	2	1	1	000	0	0	0	0	0	1
	0	1	1	3	1	1	000	0	0	0	1	0	0
	1	0	0	4	1	1	000	0	0	0	0	1	0
EXECUÇÃO	1	0	1	5	0	1	000	1	0	0	0	0	0
	1	1	0	6	1	1	000	0	0	0	0	0	0
	1	1	1	7	1	1	000	0	0	0	0	0	0

Simplificações dos sinais de controle:

→ barrINC = not b<sub>2</sub> or b<sub>1</sub> or not b<sub>0</sub>

→ barr/PC = '1'

→ ULA\_op = "000"

→ PC\_nrw = not b<sub>1</sub> and b<sub>0</sub>

- AC\_nrw = '0'
- MEM\_nrw = '0'
- REM\_nrw = not b<sub>2</sub> and (b<sub>1</sub> xnor b<sub>0</sub>)
- RDM\_nrw = not b<sub>1</sub> and (b<sub>2</sub> xor b<sub>0</sub>)
- RI\_nrw = not b<sub>2</sub> and b<sub>1</sub> and not b<sub>0</sub>

### 8. JN e JZ (caso N = 0 e Z = 0) (*Jump, Jump if Negative e Jump if Zero*):

<b>JN (N=0)</b>	<b>b2</b>	<b>b1</b>	<b>b0</b>	<b>dec</b>	<b>barr/INC</b>	<b>barr/PC</b>	<b>ULA_op</b>	<b>PC_rw</b>	<b>AC_rw</b>	<b>MEM_rw</b>	<b>REM_rw</b>	<b>RDM_rw</b>	<b>RI_rw</b>
	0	0	0	0	1	1	000	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	000	1	0	0	0	1	0
	0	1	0	2	1	1	000	0	0	0	0	0	1
	0	1	1	3	1	1	000	1	0	0	0	0	0
	1	0	0	4	1	1	000	0	0	0	0	0	0
EXECUÇÃO	1	0	1	5	1	1	000	0	0	0	0	0	0
	1	1	0	6	1	1	000	0	0	0	0	0	0
	1	1	1	7	1	1	000	0	0	0	0	0	0
<b>JZ (Z=0)</b>	<b>b2</b>	<b>b1</b>	<b>b0</b>	<b>dec</b>	<b>barr/INC</b>	<b>barr/PC</b>	<b>ULA_op</b>	<b>PC_rw</b>	<b>AC_rw</b>	<b>MEM_rw</b>	<b>REM_rw</b>	<b>RDM_rw</b>	<b>RI_rw</b>
	0	0	0	0	1	1	000	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	000	1	0	0	0	1	0
	0	1	0	2	1	1	000	0	0	0	0	0	1
	0	1	1	3	1	1	000	1	0	0	0	0	0
	1	0	0	4	1	1	000	0	0	0	0	0	0
EXECUÇÃO	1	0	1	5	1	1	000	0	0	0	0	0	0
	1	1	0	6	1	1	000	0	0	0	0	0	0
	1	1	1	7	1	1	000	0	0	0	0	0	0

Simplificações dos sinais de controle:

- barrINC = '1'
- barr/PC = '1'
- ULA\_op = "000"
- PC\_nrw = not b<sub>2</sub> and b<sub>0</sub>
- AC\_nrw = '0'
- MEM\_nrw = '0'
- REM\_nrw = not b<sub>2</sub> and not b<sub>1</sub> and not b<sub>0</sub>
- RDM\_nrw = not b<sub>2</sub> and not b<sub>1</sub> and b<sub>0</sub>
- RI\_nrw = not b<sub>2</sub> and b<sub>1</sub> and not b<sub>0</sub>

### 9. HLT (*Halt*):

HLT	b2	b1	b0	dec	barr/INC	barr/PC	ULA_op	PC_rw	AC_rw	MEM_rw	REM_rw	RDM_rw	RI_rw
	0	0	0	0	0	0	000	0	0	0	0	0	0
BUSCA	0	0	1	1	0	0	000	0	0	0	0	0	0
	0	1	0	2	0	0	000	0	0	0	0	0	0
	0	1	1	3	0	0	000	0	0	0	0	0	0
	1	0	0	4	0	0	000	0	0	0	0	0	0
EXECUÇÃO	1	0	1	5	0	0	000	0	0	0	0	0	0
	1	1	0	6	0	0	000	0	0	0	0	0	0
	1	1	1	7	0	0	000	0	0	0	0	0	0

Simplificações dos sinais de controle:

→ barrINC = '0'

→ barr/PC = '0'

→ ULA\_op = "000"

→ PC\_nrw = '0'

→ AC\_nrw = '0'

→ MEM\_nrw = '0'

→ REM\_nrw = '0'

→ RDM\_nrw = '0'

→ RI\_nrw = '0'

### 10. LDA (*Load Accumulator*):

LDA	b2	b1	b0	dec	barr/INC	barr/PC	ULA_op	PC_rw	AC_rw	MEM_rw	REM_rw	RDM_rw	RI_rw
	0	0	0	0	1	1	000	0	0	0	1	0	0
BUSCA	0	0	1	1	1	1	000	1	0	0	0	1	0
	0	1	0	2	1	1	000	0	0	0	0	0	1
	0	1	1	3	1	1	000	0	0	0	1	0	0
	1	0	0	4	1	1	000	1	0	0	0	1	0
EXECUÇÃO	1	0	1	5	1	0	000	0	0	0	1	0	0
	1	1	0	6	1	1	000	0	0	0	0	1	0
	1	1	1	7	1	1	000	0	1	0	0	0	0

Simplificações dos sinais de controle:

→ barrINC = '1'

→ barr/PC = '1'

→ ULA\_op = "000"

→ PC\_nrw = not b<sub>1</sub> and (b<sub>2</sub> xor b<sub>0</sub>)

→ AC\_nrw = b<sub>2</sub> and b<sub>1</sub> and b<sub>0</sub>

→ MEM\_nrw = '0'

→ **REM\_nrw = (not b<sub>1</sub> and (b<sub>2</sub> xnor b<sub>0</sub>)) or (not b<sub>2</sub> and b<sub>1</sub> and b<sub>0</sub>)**

→ **RDM\_nrw = (b<sub>2</sub> and not b<sub>0</sub>) or (not b<sub>2</sub> and not b<sub>1</sub> and b<sub>0</sub>)**

→ **RI\_nrw = not b<sub>2</sub> and b<sub>1</sub> and not b<sub>0</sub>**