

Hybird

Max from Ram and Rom

Read and write

non volatile

E²PRom

flash

NVRAM

Electrical

SRAM + Battery

ERAM + E²PRom + Battery

High Cost Per unit

Battery صغيره

اول ما ال Power بيخفد

بتخفد البيانات الموجوده

SRAM على

بانه millisecond

ليتم مسح بالكمبيوتر

Endurance

Endurance

= 100.000

= 10.000

Byte Access

Block Access

high Cost Per bit

sector by sector

low density

low cost per bit
High density

internal External

disadvanal

معرفتها اكتب في ال byte

في 8 sector

Cache memory

SRAM → levels

CPU ↔ Cache ↔ RAM

بيتكلم مع

بيتكلم مع


للسرعة عاليا

عايزين حاجه في

للسرعة اقل


النفس





لهي جيب هن 26 address
 ال RAM 26 و مكان لتتويج تانيج Range
 فمن المتوقع ان ال MP
 كلو CPU احنا منها وفرنا وقت
 لو تبقى لقي العنوان Hit
 ملقهوش Miss

cache → levels



$L_3 < L_2 < L_1$



لهيا جيبوا نفس ال Range من ال addresses

وهي كذا تسمى ال Var ممكن مشاهة عرف

(solution) Cache coherence

لو حاجة اتغيرت بتسمع في باقي ال Controller






Cache → SRAM


$$\text{Hit cache} = \frac{\# \text{ hits}}{\# \text{ Total}}$$

FPU / Floating Point Unit



ارقام float کایز + / *
ممکنه یه کور جا ال MC او بره
بدست ال Performance

MPU → Micro Processor Unit / Memory protection unit
بین ال Cache و ال RAM




Operation system ← رنج ال حساب / تقسیم Ranges

linux


RTOS

MMU

Memory management unit



لو کایز انزل APP ← 8G و انال 16 ← هقنم انفی ع سب و فیه 16



Data bus \rightarrow Bidirection
 address bus \rightarrow unidirect



Arc

Von-Neuman → PC
one memory system

Harvard → MC

RAM ≠ MP ≠ ROM

MP

RAM	0
	255
ROM	256
	511
I/O	512
	1023

255

255

board mapped
software

address

ROM, RAM, I/O

سوا

instruction

RAM ROM
load/store R/W

In/out (harvard)

RAM ≠ MP ≠ ROM
I/O

load/store

memory mapped

L/S R/W
RAM ≠ MP ≠ ROM
I/O

Address Bus

Port mapped

Bus set 1

Bus set 2

instruction

L/S


Bus set 2

I/O

Assembly

ROM

Pipeline



بدل ما الستني بحد كذا واحد


Von-neumen → Can't support Pipeline

Harvard → support Pipeline

RISC → support Pipeline


CISC → Can't support Pipeline

MIPS → Million instruction per second
ex 16 MIPS




Inst → Assembly instruction

depend clock



clock

Square wave → drive the system



$$f = \frac{1}{T} = 8 \text{ MHz}$$


clock Ld cycle

RISC → inst → 1 cycle → 8 MHz → 8 MIPS
cycles

clock system

electrical

RC oscillator



mechanical

material

electrical → [box] → [square wave]

ceramic [box] crystal

	RC	ceramic	crystal
cost	↓ ✓	~	↑
Acc	↓ x	~	↑ ✓
Setting time	↑ x		↓ ✓
Noise Immunity			✗
L _T	↓ x		↑ ✓
L _{EUT}	↓ x		↑ ✓
vibration	↑ ✓		↓ ✓



port mapped

device (GPIO)

↳ Range addresses

↳ Base + offset

اینکه اصل (w) لود و استات این
led high high Active high

① Pointer → OR → 1 (out)
چنان
اوسط
(Base → outset)
*
Pin → O/P Pin


② Pointer → output OR → 1 (H)


لواحه اینده آکته کمال
data rcg

Periphery \rightarrow Hardware + Register

embedded system

tech Ref manual





Reg1 \rightarrow 0x0

Reg2 \rightarrow 0x4

Reg3 \rightarrow 0x8

Reserved \leftarrow بحظ الحجم اكبر من 12
 \leftarrow لا يبيها المستقبل

Bus Bridge

