

## **MARSIS**

**DOCUMENT TYPE:**ICD

TITLE: MARSIS PACKET STRUCTURE DEFINITION

CAGE CODE: A3510

**DOCUMENT No.:** TL 16927 PAGE: I of VI, 103

PROJECT Ref.:

**ISSUE No.:** 6

PREPARED BY: MARSIS TEAM

**CHECKED BY:** M. PECORA

**PROJECT LEADER:** L. SCANDELLI DATE:

**PAPM:** D. QUARANTOTTO DATE:

**PROGRAM MANAGER:** G. FUGGETTA DATE:

**CONFIGURATION:** L.E. RONDELLI

**DATE FOR APPROVAL: 03/02/03** 



Page: II

TL 16927

**DISTRIBUTION LIST** 

POS.	NAME	DEPT.	N°
	M. PECORA	LABEN	
	D. MACOR	LABEN	
	L. SCANDELLI	LABEN	
	P.MARCHESI	LABEN	
	P. TOSTI	LABEN	
	D. QUARANTOTTO	LABEN	
	P. BIOCCA	ALS	

Ref: Project Ref.:

Issue: 6

TL 16927

Page: III

## **CHANGE RECORD**

				İ
Issue	Date	Sheet	Description of Change	Release
1	SEP. 00	ALL	FIRST ISSUE OF THE DOCUMENT	
2	OCT. 00	Section	Issue for MARSIS IEM TRR and QM/FM SRR	
		§ 1.4.1	Added [AD.12]	
		Table 4.1-1	Editing correction on the first row, last row erasing	
		Table 4.1-2	Editing correction on the sixth row, last row erasing	
		Table 4.2-1	Updating of the last two lines	
		Figure 4.3-3	Updating of the Source Data Field Max length	
		Figure 4.3-4	Updating of the Parameters Field Max length	
		Table 4.3-3	Updating of the FID ad Parameter 3 lengths	
		Figure 4.4-3	Editing correction of the Application Data Min Length	
		Figure 4.4-4	Editing correction of the N Range	
		Table 4.7-1	Table updating	
		Figure 4.7-8	Editing correction of the Packet Type/Subtype	
			numbers	
		Figure 4.7-10	Editing correction of the Packet Type/Subtype	
			numbers	
		§ 5	Paragraph updating according to a new Packetisation	
			Strategy	
3	NOV. 00	Section	Issue for final MARSIS IEM SW configuration	
		§ 1.4	Adding of [AD.13] and [RD.2].	
		§ 2	Paragraph reorganisation, Table 2-1 rewriting, note	
			about Source Part and PUS fields of the TC headers.	
		§ 3	Paragraph reorganisation, adding of Table 3-1 and §	
			3.2 updating	
		§ 4.1	Adding the explicit description of the test sequence	
			executed to refuse a TC	
		§ 4.2	Updating of Table 4.2-1	
		§ 4.3	Updating of Table 4.3-3, FID = 5 has been added	
		§ 4.6	Updating of Figure 4.6-3, the field Science Data Type	
			has been added with the relative explanatory	
			paragraph. Updating of Auxiliary Data paragraph and	
			Table 4.6-3. Adding of the Dummy scientific Data	
			Structure paragraph.	
		§ 4.7	Updating of the description of TC(206,1) and	
			TC(206,2).	





Ref:

Project Ref.:

Issue: 6 Page: IV

TL 16927

			I	
4	AUG 01	Section	Issue for EM model delivery (SW release 1).	
			MOM-MIN-MAR-0015-ALS dated 27-07-01 (Al#6)	
		§ 2	Updating of Table 2-1 for Flash Memory	
			Updating of Table 2-3 for Slave DSP PT and Flash	
			Memory	
		§ 3	Updating of Table 3-1 for Flash Memories	
		§ 3.1	Updating of Table 3.1-1 for Flash Memories	
		§ 3.3	New paragraph, Table 3.3-1 is Table 4.1-3 of the	
			preceding issue.	
		§ 4.1	Paragraph general updating	
		§ 4.3	Paragraph general updating	
		§ 4.4	Updating of Table 4.4-1 for Flash Memories	
		§ 4.6	Paragraph general updating	
		§ 4.7	Updating of TC(206,1) and TC(206,2)	
		<b>§</b> 5	Paragraph general updating	
5	JUN 02	Section	Issue for PFM SW SW-A-1090 rev 3.1	
		§ 3.3	Updating of Table 3.3-1	
		§ 4.1	Updating of Table 4.1-2 & Table 4.1-3	
		§ 4.3	Paragraph general updating	
		§ 4.6	Paragraph general updating	
		§ 4.7	Updating of Fig. 4.7-4 with regard to TC(206,2)	
		§ 6	Added section	
6	JAN. 03	Section	Issue for PFM SW SW-A-1090 rev 4.1	
		§ 1.4	Updating of Applicable and Reference Documents	
		§ 3.3	Updating of Table 3.3-1	
		§ 4.2	Updating of Table 4.2-1	
		§ 4.6.1.2	Updating of Auxiliary Data Tables	
		§ 6	Added section	
		§ 7	Added section	
		§ 8	Previous § 6	



### **TABLE OF CONTENTS**

1 INTRODUCTION	1
1.1 PURPOSE 1	
1.2 SCOPE 1	
1.3 DEFINITIONS, ACRONYMS AND ABBREVIATIONS	1
1.4 REFERENCES	2
1.4.1 Applicable Documents	
1.4.2 Reference Documents	3
2 TC PACKETS DISTRIBUTION AND STRUCTURE	4
3. TM DATA PACKETS ACQUISITION AND STRUCTURE	9
3.1 MARSIS SOLICITED AND UNSOLICITED TM PACKETS	12
3.1.1 Solicited TM Packet	
3.1.2 Unsolicited TM Packet	
3.2 TM-BLOCK STRUCTURE	
3.3 OPERATION MODE IDENTIFIER	17
4. MARSIS TC/TM SERVICES & PACKET DEFINITION	19
4.1 SERVICE 1: TELECOMMAND VERIFICATION	19
4.2 SERVICE 3: HOUSEKEEPING REPORTING	
4.2.1 HK Report Packet Data Field	33
4.3 SERVICE 5: EVENT REPORTING	37
4.4 SERVICE 6: MEMORY MANAGEMENT	48
4.5 SERVICE 9: TIME SYNCHRONISATION	59
4.6 SERVICE 20: SCIENCE DATA TRANSFER	
4.6.1 Ancillary Data	
4.6.2 Scientific Data field	
4.7 SERVICE 206-207: PRIVATE SERVICES	98

5. TM-BLOCK BUILDING-UP STRATEGY106
6. STAND BY MODE NOMINAL OPERATIONS109
6.1 DOUBLE BOOT APPROACH
6.1.3 Double Boot Operations' Caracteristics110
6.2 TCs VALIDATION AND EXECUTION
6.3 DOUBLE BOOT OPERATIONS113
6.4 EEPROM PATCH OPERATIONS114
6.5 RAM PATCH OPERATIONS AND WARM RESTART APPROACH.115 6.5.1 Ram Patch Execution
7. MARSIS FLASH MEMORY APPROACH119
7.1 FM STATES 119 7.1.1 FM Allowed State Transition
7.1.2 FM Check at Power-On
7.2 FM IDLE STATE
7.4 FM TEST STATE
7.5 FM Erase State
7.6 FM WRITE STATE

# **MARSIS**

Ref: Project Ref.: Issue:6 TL 16927

Page: VII

B. 0001: no data storage. Raw input data of the first tracking frame after k_ie
frames shall be download in TM(20,3), being k_ie memorised in PT
(Tracking Individual Echoes)122
C. 0010: no data storage. Raw input data of the first acquisition frame after k_ie
frames shall be download in TM(20,3), being k_ie memorised in PT
(Acquisition Individual Echoes)122
D. 0011: raw tracking data storage. Raw input data of the first n_FM tracking
frames after k_FM frames, being k_FM memorised in PT
(acquisition frames shall be skipped in the n_FM computation, but
not in the k_FM one)
E. 0100: raw tracking and acquisition data storage. Raw input data of the first
n_FM frames (tracking and acquisition) after k_FM frames, being
k_FM memorised in PT122  F. 0101: uncompressed tracking telemetry storage. Entire 32-bit telemetry of the
first n_FM tracking frames after k_FM frames, being k_FM
memorised in PT (acquisition frames shall be skipped in the n_FM
computation, but not in the k_FM one)122
G. 0110: uncompressed tracking and acquisition telemetry storage. Entire 32-bit
telemetry of the first n_FM frames (tracking and acquisition) after k FM frames, being k FM memorised in PT123
H. 0111÷1111: no data storage123
7.6.3 Flash Memories Writing Strategy123
7.6.4 FM Data Storage Inhibition
7.6.5 FM Data Header
7.6.6 FM Data Mapping125
7.7 FM READ STATE126
7.8 FM FULL STATE126
7.9 TC REFUSING DURING FM OPERATIONS126
7.10 HK REPORT PACKET DATA FIELD PARAMETERS126
8 ANNEX1: MEMORY MAPPED REGISTERS127





Page: 1

TL 16927

1 INTRODUCTION

#### 1.1 PURPOSE

This document is the Packet Structure Definition for the for MARSIS Digital Electronics Subsystem (DES).

#### 1.2 SCOPE

This Packet Structure Definition document provides the extension to the Packet Telemetry and Telecommand defined in [AD.2] and [AD.3].

#### 1.3 DEFINITIONS, ACRONYMS AND ABBREVIATIONS

The explanation and definition of terms, acronyms and abbreviations used in this document and not listed below, may be found in [AD.1], [AD.2] and [AD.3].

ADSP 21020 Analogue Device Digital Signal Processor 21020

AIFT Active Ionospheric Frequency Table

AIS Active Ionospheric Sounding
APID Application Process Identification

BIT Built-In Test

C&C Command & Control

CSCI Computer Software Configuration Item
DC/DC Direct Current to Direct Current converter

DCG Digital Chirp Generator

DES Digital Electronic Subsystem
DMS Data Management System

DOST Default Operations Sequence Table

DPT Default Parameters Table

EID Event Identifier
FID Failure Identifier
HK Housekeeping



## **MARSIS**

Ref: Project Ref.:

Issue:6 Page: 2

TL 16927

FM Flash Memory (Memories)

HW HardWare

IEM Interface Engineering Model IPC Inter Processor Communication

ISR Interrupt Service Routine
ISR Interrupt Service Routine
MLC Memory Load Interface
OBDH On-Board Data Handling
OST Operations Sequence Table
PIS Passive Ionospheric Sounding

PRI Pulse Repetition Interval

PT Parameters Table
QM Qualified Model

RQ Software Requirements
RTU Remote Terminal Unit

S/C Spacecraft

SCET S/C Elapsed Time SD Sequence Diagram

SDT Serial Digital Telemetry Interface

SID Structure Identifier

SPMP Software Project Management Plan SRD Software Requirements Document

SW SoftWare

TBC To Be Confirmed TBD To Be Defined

TBP Time Broadcast Pulse

TBW To Be Written TC TeleCommand

TM TeleMetry
TU Timing Unit

URD User Requirements Document

#### 1.4 REFERENCES

#### 1.4.1 Applicable Documents





TL 16927

Page: 3

[AD.1]	"Space/Ground Interface Control Document" ME-ESC-IF-5001 Issue 2.0, 20 December 1999									
[AD.2]	"PACKET TELEMETRY STANDARD", PSS-04-106, Issue 1, January 1988.									
[AD.3]	"PACKET TELECOMMAND STANDARD", PSS-04-107, Issue 2, April 1992.									
[AD.4]	"Instruction for SRD Compilation", IQ-04T-010, Issue 2, January 1998									
[AD.5]	"MARSIS DES Software Project Management Plan"; TL16431; Issue 2; June 2000									
[AD.6]	"DES HW ARCHITECTURAL DESIGN", TL 15433, Issue 1, March 2000									
[AD.7]	Minute Of Meeting of LA-ASS-DT-MN-0004/00 of 7-8/2/00									
[AD.8]	Minute Of Meeting of MIN-MAR-0024-ALS of 10/7/00									
[AD.9]	Minute Of Meeting of LA-M6-DT-MN-0002/00 of 27/7/00									
[AD.10]	"Payload Interface Document Annex A (E-IDS)", MEX-MMT-SP-0007 Issue 2, July 1999.									
[AD.11]	"DES/QM SOFTWARE REQUIREMENT DOCUMENT", TL17019, Issue 2 February 2001									
[AD.12]	"HW/SW ICD", TL 17601, Issue 1, March 2001									
[AD.13]	Marsis Des Parameters Table, TL 18546, Issue 3, December 2002									

#### 1.4.2 Reference Documents

[RD.1]	"INTEROFFICE MEMORANDUM: TM and TC Packet Layout Definition", 25/7/00
[RD.2]	"DIGITAL SECTION REQUIREMENTS SPECIFICATION", TNO-MAR-0037-ALS, Issue 2, 19/9/2001.
[RD.3]	"MARSIS ON BOARD PROCESSING ALGORITHMS", TNO-MAR-0037-ALS, Issue 1, November 2000.
[RD.4]	ADSP-21020 USER'S MANUAL, Analog Devices



Ref: Project Ref.:

Issue: 6 Page: 4

TL16927

#### 2 TC PACKETS DISTRIBUTION AND STRUCTURE

DES shall receive telecommands formatted in telecommand packets from the RTU. Telecommand packets shall be distributed to DES only in STANDBY Mode.

All telecommand source packets shall conform to the structure defined in [AD.3] and shown below for the MARSIS Instrument. Packet fields not specifically described and defined below are listed and entirely defined in [AD.1].

				PACKET DATA FIELD (Variable)								
Field		PACKET ID			1	PACKET SEQUENCE PACKET			DATA	APPLIC.	PACKET	
							CONTRO	)L	LENGTH	FIELD HEADER	DATA	ERROR CONTROL
Subfield	Version	Туре				Sequen ceFlags		Sequence	(octets in Packet Data Field –1)			
	Number		Field Header Flag	Proce	ess ID	oor lago	COUNT  (one counter for each Application Process ID)		James Hold Hy			
				Proc. ID	Pack. Cat.			Sequence Part				
Content	000ь	1	1	(76+78) <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	b	(0+2 <sup>11</sup> -1) <sub>d</sub>	Max (242-1) <sub>d</sub>			
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	3 b	11b	16 b	32 b		16 b
Wide (oct.)			2 B				2 B		2 B	4 B	Var.ble (Max 236 B)	2 B

Figure 2- Telecommand Packet Fields

	PACKET DATA FIELD (Variable)										
Field			ATA FII	ELD HEAI	DER	APPLICATION DATA	PACKET ERROR CONTROL				
Subfield	PUS version	Check. Type	Ack	Pack. Type	Pack. Sub-type	Pad					
Content	Used by DMS					Used by DMS					
	b	1	<sub>b</sub> (1)	62	<sub>b</sub> (3	0ь					

The TC Source Part field is 'don't care' for DES (it can assume the values  $0_d \div 3_d$  according to [AD.1] p. 43).

<sup>&</sup>lt;sup>II</sup> The TC PUS field is 'don't care' for DES (it can assume the values  $0_d \div 4_d$ ) according to [AD.1] p. 42).

<sup>(1)</sup> This field can assume the values 0000<sub>b</sub> or 0001<sub>b</sub>, the two different meanings being described in § 4.1.

<sup>(2)</sup> Packet Type indicates the type (service) to which the TC Packet relates.



Page: 5

TL16927

			_					
Wide (bit)	3 b	1 b	4 b	8 b	8 b	8 b		16 b
Wide (oct.)	4 B						Variable (Max 236 B)	2 B

Figure 2- Telecommand Packet Data Fields

#### **TC Process IDs**

With reference to [AD.1] the following Process IDs for TCs are assigned:

Pack. Category (dec)	Process ID (dec)	Service (dec)
12	76: FIRMWARE IN C&C BOARD	3, 6, 9, 206, 207
12	77: FIRMWARE IN DSP1 BOARD	6
12	78: FIRMWARE IN DSP2 BOARD	6
12	79: FIRMWARE IN TIMING BOARD	6

**Table. 2- TC Process IDs** 

#### **TC Source Sequence Count**

A separate source sequence count is maintained for each APID and shall be incremented by 1 whenever the source (APID) releases a packet. The counter wraps around from 2<sup>14</sup>-1 to zero and shall start at zero at power-on of the unit.

#### **TC Service Types and Subtypes**

DES shall use the TC Packet Types and Subtypes declared mandatory or optional in [AD.1], that are listed in the following table:

Service (dec)	Telecommand (Type/Subtype) (dec)
	(3,5): Enable Housekeeping Report (3,6): Disable Housekeeping Report

<sup>(3)</sup> Packet Subtype together with the Packet Type indicates the function of the packet.





TL16927

Page: 6

6	(6,2): Load Memory Using Absolute Addresses (6,5): Dump Memory Using Absolute Addresses
9	(9,1): Accept Time Update
206	(206,1): MARSIS Private Telecommand: OST Patch (206,2): MARSIS Private Telecommand: PT Patch
207	(207,1): MARSIS automatic Mode transition Disable

Table 2-2 TC Type/Subtype used by DES



TL16927

Page: 7

#### **MARSIS TC Packet list**

In the following table is reported the TC Packet List applicable to MARSIS DES and it is also specified the Application Process ID. Both Nominal and Redundant TC are specified.

400011/44		APII	)		
ACRONYM	DESCRIPTION	PID	PCAT	VERIFIED BY TM	
SIS HK EN N	Nominal Enable Housekeeping Report	76	12	SIS_ACC_REP_S	
OIO_IIK_LIV_IV	Packet Generation - TC (3,5)	70	12	SIS_ACC_REP_F	
SIS_HK_EN_R	Redundant Enable Housekeeping Report	76	12	SIS_ACC_REP_S	
OIO_TIIC_EIV_TI	Packet Generation - TC (3,5)	70	12	SIS_ACC_REP_F	
SIS_HK_DIS_N	Nominal Disable Housekeeping Report	76	12	SIS_ACC_REP_S	
010_111\(\text{DIO_1\(\text{I}\)}	Packet Generation - TC (3,6)	70	12	SIS_ACC_REP_F	
SIS_HK_DIS_R	Redundant Disable Housekeeping Report	76	12	SIS_ACC_REP_S	
313_11K_D13_11	Packet Generation - TC (3,6)	70	12	SIS_ACC_REP_F	
	Nominal Load Memory using Absolute			SIS ACC REP S	
SIS_PATCH_N	Addresses	76÷78,79 <sup>™</sup>	12	SIS_ACC_REP_F	
	- TC (6,2)				
SIS_PATCH_R	Redundant Load Memory using Absolute	76÷78,79 <sup>1</sup>	12	SIS_ACC_REP_S	
010_17(1011_1(	Addresses - TC (6,2)	70.70,70	12	SIS_ACC_REP_F	
	Nominal Dump Memory using Absolute		12	SIS ACC REP S	
SIS_DUMP_TC_N	Addresses	76÷78,79 <sup>1</sup>		SIS ACC REP F	
	- TC (6,5)				
SIS DUMP TC R	Redundant Dump Memory using Absolute	76÷78,79 <sup>1</sup>	12	SIS_ACC_REP_S	
010_D01411 _10_11	Addresses – TC (6,5)	70.70,70		SIS_ACC_REP_F	
SIS_TIME_UP_N	Nominal Accept Time Update	76	12	SIS_ACC_REP_S	
010_111112_01_11	- TC (9,1)	, 0		SIS_ACC_REP_F	
SIS TIME UP R	Redundant Accept Time Update	76	12	SIS_ACC_REP_S	
010_111112_01_11	- TC (9,1)	, 0		SIS_ACC_REP_F	
SIS_OST_TC_N	Nominal MARSIS Private Telecommand	76	12	SIS_ACC_REP_S	
0.0_001_10_11	- TC (206,1)	, 0		SIS_ACC_REP_F	
SIS_OST_TC_R	Redundant MARSIS Private Telecommand	76	12	SIS_ACC_REP_S	
	- TC (206,1)	70	12	SIS_ACC_REP_F	
SIS_PT_TC_N	Nominal MARSIS Private Telecommand	76÷78	12	SIS_ACC_REP_S	
	– TC (206,2)	70.70		SIS_ACC_REP_F	
SIS PT TC R	Redundant MARSIS Private Telecommand	76÷78	12	SIS_ACC_REP_S	
0.0_1 1_10_11	– TC (206,2)	, 0 . , 0		SIS_ACC_REP_F	

III Flash Memory.





Ref: TL16927

Project Ref.:

Issue: 6 Page: 8

SIS_MOD_TR_DIS_TC_N	Nominal MARSIS Automatic Mode Transition Disable Telecommand – TC (207,1)	76	12	SIS_ACC_REP_S SIS_ACC_REP_F
SIS_MOD_TR_DIS_TC_R	Redundant MARSIS Automatic Mode Transition Disable Telecommand - TC (207,1)	76	12	SIS_ACC_REP_S SIS_ACC_REP_F

Table 2-3 Telecommand Packets List



TL16927

Page: 9

#### 3. TM DATA PACKETS ACQUISITION AND STRUCTURE

Standard Telemetry and Science Data from the users are acquired by the DMS-computer via the OBDH-Bus and the RTUs as TM-Blocks containing TM Source Packets.

All telemetry source packets shall conform to the structure defined in [AD.2] and shown below for the MARSIS Instrument. Packet fields not specifically described and defined below are listed and entirely defined in [AD.1].

DES shall provide timing information within each Telemetry packet, with the exception of the first one (the PRI counter value shall be provided instead).

	SOURCE PACKET HEADER (48 bit)							PACI	KET DATA FIELD (Variable)	
Field	P		PACKET ID		PACKET SEQUENCE CONTROL		PACKET LENGTH	DATA FIELD HEADER	SOURCE DATA	
Subfield	Version Number	١	Data Field Header Flag	Application Process ID		Segmen t. Flags	Source Sequence Count (one counter for each Application Process ID)	(octets in Packet Data Field –1)		
				Proc. ID	Pack. Cat.					
Content	000 <sub>b</sub>	0	1	(76+80) <sub>d</sub>	<sub>d</sub> (1)	11 <sub>b</sub>	(0+2 <sup>14</sup> -1) <sub>d</sub>	Max (4106-1) <sub>d</sub>		
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	14 b	16 b	80 b	
Wide (oct.)			2 B				2 B	2 B	10 B	Variable (Max 4096 B)

Figure - 1 Telemetry Source Packet

<sup>&</sup>lt;sup>( (1)</sup> Pack. Cat: 1 – Acknowledge; 4 – Housekeeping; 7 – Event; 9 – Dump; 12 – Private (Science); this field will be explicited in the following sections.





TL16927

Page: 10

	PACKET DATA FIELD (Variable)							
Field	DATA FIELD HEADER SOURCE DATA							SOURCE DATA
Subfield	SCET	PUS	Chec	Spare	Pack. Type	Pack. Sub-	Pad	
	Time		k.			type		
			Flag					
Content	ь IV	<sub>b</sub> <sup>V</sup>		0000 <sub>b</sub>	<sub>b</sub> (1)	<sub>b</sub> (2)	<sub>b</sub> (3)	
Wide (bit)	48 b	3 b	1 b	4 b	8 b	8 b	8 b	
Wide (oct.)					10 B			Variable (Max 4096 B)

Figure 3-2 Telemetry Source Packet Data Field

#### **TM Process Ids**

With reference to [AD.1] the following Process IDs for TMs are assigned:

Pack. Category (dec)	Process ID (dec)	Service (dec)
1, 4, 7	76: FIRMWARE IN C&C BOARD	1, 3, 5
	76: FIRMWARE IN C&C BOARD	
9	77: FIRMWARE IN DSP1 BOARD	6
	78: FIRMWARE IN DSP2 BOARD	
	79: FIRMWARE IN TIMING BOARD	
	76: FIRMWARE IN C&C BOARD	
	77: SUBSURFACE SOUNDING MODE –	
12	TRACKING/DOPPLER & ACQUISITION	20, 206
	78: ACTIVE IONOSPHERIC SOUNDING	
	79: RAW DATA – CALIBRATION	
	80: RAW DATA – REACEIVE ONLY	

IV Time of packet creation.

<sup>(3)</sup> For solicited TM packet (in response to a TC), the same Pad value than the one contained in the TC pack. shall be copied in the TM packet. For unsolicited TM packet the Pad shall be set to zero.



V For solicited TM packet (in response to a TC), the same PUS value than the one contained in the TC packet (which is assumed to be always "0") shall be copied in the TM packet. For unsolicited TM packet the PUS value is either 0 (TM destination = Ground only, services 20 and 206) or 2 (TM destination = Ground and DMS, services 3 and 5).

<sup>(1)</sup> Packet Type indicates the type (service) to which the TM Packet relates;

<sup>(2)</sup> Packet Subtype together with the Packet Type uniquely identifies the nature of the telemetry contained within the TM Source Packet;



TL16927

Page: 11

#### **Table 3-1 TM Process Ids**

## **TM Source Sequence Count**

A separate source sequence count is maintained for each APID and shall be incremented by 1 whenever the source (APID) releases a packet. Therefore the counter corresponds to the order of release of packets by the source and enables the ground to detect missing packets. The counter wraps around from 2<sup>14</sup>-1 to zero and shall start at zero at power-on of the unit.



TL16927

Page: 12

#### **TM Service Types and Subtypes**

DES shall use the TM Packet Types and Subtypes listed in the following table:

Service	Telemetry (Type/Subtype)
1	(1,1): Acceptance Report - Success (1,2): Acceptance Report - Failure
3	(3,25): Housekeeping Report
5	(5,1): Event Reporting: Normal/Progress Report (5,2): Event Reporting: Error/Anomaly Report
6	(6,6): Memory Dump
20	(20,3): MARSIS Science Data Transfer
206	(206,3): MARSIS Private Services (spare)

Table 3-2 TM Type/Subtype used by DES

#### 3.1 MARSIS SOLICITED AND UNSOLICITED TM PACKETS

With reference to the table A2.22 of [AD.1], the telemetry's which are on the same line than a telecommand are considered as being a response to this telecommand (*solicited*). Therefore, they shall follow the routing rules for "Solicited TM packets" concerning the TM destination ID (PUS version field) and TC answer token (Pad field) of the data field





TL16927

Page: 13

header. In addition all telemetry's of service 1 are also considered as a response to the telecommand they acknowledge. Therefore, they shall also follow the routing rules for "Solicited TM packets".





TL16927

Page: 14

#### 3.1.1 Solicited TM Packet

In table 3.1.1-1 are listed all the telemetry's that shall be considered "Solicited TM packets". They shall follow the routing rules for "Solicited TM packets" concerning the TM\_destination\_ID (PUS version field) and TC\_answer\_token (Pad field) of the data field header.

ACRONYM	DESCRIPTION	API	)	VERIFIED TC
ACHOINTIN	DESCRIPTION	PID	PCAT	VENIFIED IC
SIS_ACC_REP_S	Telecommand Acceptance Report - Success TM (1,1)	<b>PID</b> 76	PCAT	SIS_HK_EN_N SIS_HK_EN_R SIS_HK_DIS_N SIS_HK_DIS_R SIS_PATCH_N SIS_PATCH_R SIS_DUMP_TC_N SIS_DUMP_TC_N SIS_TIME_UP_N SIS_TIME_UP_R SIS_OST_TC_N SIS_OST_TC_R SIS_PT_TC_R SIS_PT_TC_R SIS_PT_TC_R SIS_MOD_TR_DIS_TC_N SIS_MOD_TR_DIS_TC_R
				SIS_MOD_TR_TC_R





Ref: TL16927 Project Ref.:

Issue: 6 Page: 15

SIS_ACC_REP_F	Telecommand Acceptance Report - Failure TM (1,2)	76	1	SIS_HK_EN_N SIS_HK_EN_R SIS_HK_DIS_N SIS_HK_DIS_R SIS_PATCH_N SIS_PATCH_R SIS_DUMP_TC_N SIS_DUMP_TC_R SIS_TIME_UP_N SIS_TIME_UP_R SIS_OST_TC_N SIS_OST_TC_R SIS_PT_TC_N SIS_PT_TC_N SIS_PT_TC_N SIS_MOD_TR_DIS_TC_R SIS_MOD_TR_TC_N SIS_MOD_TR_TC_R
SIS_DUMP_TM	Memory Dump TM (6,6)	76÷78,79 <sup>(1)</sup>	9	SIS_DUMP_TC_N SIS_DUMP_TC_R

Table 3.1-1 Solicited TM packets

(1) Flash Memories





TL16927

Page: 16

#### 3.1.2 Unsolicited TM Packet

In table 3.1.2-1 are listed all the telemetry's that shall be considered "Unsolicited TM packets". They shall follow the routing rules for "Unsolicited TM packets" concerning the TM\_destination\_ID (PUS version field) and TC\_answer\_token (Pad field) of the data field header.

ACDONYM	DESCRIPTION	APID		
ACRONYM	DESCRIPTION	PID	PCAT	
SIS_HK_TM	HK_TM Housekeeping Report Packet TM (3,25)			
SIS_PROG_REP	Event Reporting:  Normal/Progress Report  TM (5,1)		7	
SIS_ERR_REP	Event reporting: Error/Anomaly Report (Warning) - TM (5,2)	76	7	
SIS_SCIENCE_TM TM (20,3)		77÷80	12	
SIS_PRIVATE_TM	TM (206,3)	76	12	

**Table 3.1-2 Unsolicited TM packets** 

#### 3.2 TM-BLOCK STRUCTURE

The Source Packet Telemetry Acquisition shall be performed according to the "Packet TM-Block Acquisition Protocol" as shown in Figure 3.2-1 (cf. [AD.10] § 4.3.1).

The telemetry packets shall be collected in TM-Blocks consisting of a defined number of 16 bit words. The first word shall give the number "n" of the following 16 bit words (TM-block length). According to [AD.10], the maximum allowed TM-block length is be 6144 words, but the DES maximum TM-block length shall be 5120 words (cf. §5).


An empty TM-block shall consist of only one 16 bit word, indicating the TM-block size information, which shall be set to zero.

16 bit





Ref: TL16927
Project Ref.:
Issue: 6 Page: 17



**Figure 3.2-1 TM Block Acquisition Protocol** 

#### 3.3 OPERATION MODE IDENTIFIER

The operation mode identifier are reported in the following table.

OPERATION MODE	ID (dec)
CHECK/INIT	0
STANDBY	1
WARM-UP1	2
WARM-UP2	3
IDLE	4
CALIBR.	5
REC. ONLY.	6
ACT. IONO.	7
SS1	8
SS2	9
SS3	10
SS4	11
SS5	12
data moving from	
RAM buffer to	13
Flash Memory	
SPARE	14





TL16927

Page: 18

#### **Table 3.3-1 Operation Mode IDs**

Note that the number  $15_d = 1111_b$  cannot be used. In fact the program RAM is initialised to one and the DES SW shall use this feature to recognise the end of the OST in the error case in which the last OST line is different from the foreseen one (transition to WU-2 mode, cf. [AD.11]).





TL16927

Page: 19

#### 4. MARSIS TC/TM SERVICES & PACKET DEFINITION

In this section will be defined and detailed those fields in both TM and TC packets that are experiment or MARSIS specific and partially defined (or not defined at all) in [AD.1].

Particular details will be provided in describing both the Source Data and the Application Data fields, respectively for the TM and TC packets.

#### 4.1 SERVICE 1: TELECOMMAND VERIFICATION

This service shall allow the command source to verify identified commands at acceptance by asking the addressed application to generate service type 1 reports in the telemetry stream.

For MARSIS the response required is restricted to:

Acceptance Success (service sub type 1) or Failure (service sub type 2).

The DES SW shall generate the acceptance Report TM Packet immediately after completion of checks on validity of the TC packet header and data field (within 20 seconds from TC reception).

The response with service 1 upon TC reception is submitted to the value of the Acknowledge (Ack) field of the TC Data Field Header, according to the following scheme.

- TM(1,1) has to be generated only if the ACK field of the received TC is 0001<sub>b</sub> and the TC is received correctly
- TM(1,2) has to be generated *only if* the ACK field of the received TC is 0001<sub>b</sub> *and* the TC is not received correctly.
- If the ACK field of the received TC is equal to 0000<sub>b</sub> and the TC is received correctly, none telemetry (TM(1,1)) has to be sent to the S/C.
- If the ACK field of the received TC is equal to 0000<sub>b</sub> and the TC is not received correctly, no acknowledge TM (TM(1,2)) has to be sent to the S/C but an ERROR/ANOMALY REPORT TM (TM(5,2)) HAS TO BE GENERATED INSTEAD (cf. service 5 event reporting § 4.3).
- Should the TC be received incomplete and the Ack field be unavailable, the DES SW shall generate an acceptance Report Failure TM(1,2).





TL16927

Page: 20

## Telemetry (1,1): Telecommand Acceptance Report – <u>Success (SIS\_ACC\_REP\_S)</u>

As the TC packet shall be accepted by MARSIS only in STANDBY Support Mode, this Telecommand Verification Telemetry shall then be generated only during this Mode.

		SOURCE PACKET HEADER (48 bit)								PACKET DATA FIELD (Variable)		
Field		PACKET ID			PACKET SEQUENCE CONTROL		PACKET LENGTH	DATA FIELD HEADER	SOURCE DATA			
Subfield	Version Number		Data Field Header Flag	Application Process ID		Segment. Flags	Source Sequence Count	(octets in Packet Data Field -1)				
				Proc. ID	Pack. Cat.							
Content	000 <sub>b</sub>	0	1	76 <sub>d</sub>	1 <sub>d</sub>	11 <sub>b</sub>	(0+2 <sup>14</sup> -1) <sub>d</sub>	(14-1) <sub>d</sub>				
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	14 b	16 b	80 b			
Wide (oct.)			2 E	3	2B 2B			10 B	4 B			

Figure 4.1-1 TM(1,1): TC Acceptance Report - Success Packet

		PACKET DATA FIELD (Variable)								
Field				DATA	FIELD HEA	DER		SOURCE	E DATA	
Subfield	SCET	PUS	Check.	Spare	Pack. Type	Pack.	Pad	TC Packet ID	TC Sequence Control	
	Time		Flag			Subtype		Full copy of the Packet ID of the TC being reported on	Full copy of the Packet Sequence Control of the TC being reported on	
Content		<b>0</b> <sub>d</sub>	0	0000ь	1 <sub>d</sub>	1 <sub>d</sub>	0			
Wide (bit)	48 b	3 b	1 b	4 b	8 b	8 b	8 b	16 b	16 b	
Wide (oct.)		10 B						4	В	

Figure 4.1-2 TM(1,1): TC Acceptance Report - Success Packet Data Field



Page: 21

TL16927

LABEN



TL16927

Page: 22

#### Telemetry (1,2): Telecommand Acceptance Report – <u>Failure</u> (SIS\_ACC\_REP\_F)

DES shall not execute any erroneous TC and, when the TC Ack field value is 0001<sub>b</sub>, an Acceptance Report Failure TM(1,2) shall be provided to indicate the reason why the TC is erroneous and the command has not been executed. This TM can be generated in every Operation (Support or Operative) Mode.

Standard Failure Codes, uniquely identified by a Failure IDentifier (FID) are used (see Table 4.1-1). The following verification procedure tests are the <u>only</u> performed by the TC validation task in order to accept a TC packet for execution (the Failure ID is also indicated):

- FID = 1 Check the complete TC Packet reception, within 2 seconds from the reception of its first 16-bit word. Note that the Packet Header has fixed length while the Packet Data Field length is specified in the Packet Length field.
- FID = 2 Evaluate the TC Packet CRC and check it with the Packet Error Control field.
- FID = 3 Check the TC Packet APID of Packet Header for both fields PID and PCAT.
- FID = 4 Check the TC Packet type and subtype (i.e. the command code) of the Packet Data Field Header.
- FID = 5 Check the TC Packet feasibility against the current Operative Mode.
- FID = 6 Check the TC Packet Application Data field consistency against its type and subtype.

The preceding tests are executed in the reported order. The verification procedure shall be interrupted, and the TC Packet refused, as soon as <u>only one</u> inconsistency is detected.

Complementary information related to every specific TC FID shall be contained within the Parameters field of the Source Data field. For each FID the foreseen parameters are described in Table 4.1-2.

In case of Incomplete Packet within Timeout (FID=1), if one of the requested fields (Packet ID, Packet Sequence Control, Packet Type, Sub-Type and Length) is unavailable, the corresponding field of TM(1,2) shall be filled by octets FF<sub>H</sub>.





Page: 23

TL16927



2 B

Wide (oct.)

Ref:
Project Ref.:
Issue: 6

2 B

10B

Page: 24

variable (max 12 B)

TL16927

			S	OURCE		PACKET DATA FIELD (Variable)				
Field	PACKET ID			_	ET SEQUENCE CONTROL	PACKET LENGTH	DATA FIELD HEADER	SOURCE DATA		
Subfield	Version Number		Data Field Header Flag	Process ID		Segmen t. Flags	Source Sequence Count	(octets in Packet Data Field –1)		
				Proc. ID	Pack. Cat.					
Content	000ь	0	1	76d	1 <sub>d</sub>	11 <sub>b</sub>	(0+2 <sup>14</sup> -1) <sub>d</sub>	(17+max 22-1) <sub>d</sub>		
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	14 b	16 b	80 b	

Figure 4.1-3: TM(1,2): TC Acceptance Report - Failure Packet

2 B

		PACKET DATA FIELD (Variable)									
Field		DATA FIELD HEADER							SOURCE DATA		
Subfield	SCET Time	PUS	Check. Flag	Spare	Pack. Type	Pack. Subtype	Pad		TC Seq. Control Full copy of the Packet Seq. Control of the TC being reported on	FID	Parameters
Content		0	0	0000ь	1 <sub>d</sub>	2 <sub>d</sub>	0				
Wide (bit)	48 b	3 b	1 b	4 b	8 b	8 b	8 b	16 b	16 b	16 b	variable (max 48 b)
Wide (oct.)		10 B							variable (max 12B)		

Figure 4.1-4 TM(1,2): TC Acceptance Report - Failure Packet Data Field

FID	Acronym	Meaning
<b>1</b> <sub>d</sub>	TIMEOUT_OCCURR_TC_FAIL	Incomplete Packet: incomplete reception within timeout interval (2 sec.).
<b>2</b> <sub>d</sub>	INCORRECT_CHECK_TC_FAIL	Incorrect checksum (CRC).
<b>3</b> <sub>d</sub>	INCORRECT_APP_ID_TC_FAIL	Incorrect application ID in the TC packet header.
<b>4</b> <sub>d</sub>	INVALID_CMD_CODE_TC_FAIL	Invalid command code.
5 <sub>d</sub>	INCORRECT_STATUS_TC_FAIL	Command can not be executed at this time (incorrect status of application to allow command execution).





TL16927

Page: 25

6<sub>d</sub> | INCONSISTENT\_DATA\_TC\_FAIL | Packet data field inconsistent.

Table 4.1-1 TM(1,2): TC Acceptance Report - Failure Code definition



TL16927

Page: 26

FID (2 oct)	Parameter 1 (1 oct) PACK. TYPE	Parameter 2 (1 oct) PACK. SUB-TYPE	Parameter 3 (variable)	Parameter 4 (variable)
1₀: Incomplete Packet within timeout.	Pack. Type from the received TC	Pack. Sub-Type from the received TC	Length field of the Pack. Header of the received TC (2 oct)	Number of received octets (2 oct)
2 <sub>d</sub> : Incorrect checksum (CRC)	Pack. Type from the received TC	Pack. Sub-Type from the received TC	Received Checksum (2 oct)	Computed Checksum (2 oct)
3₀: Incorrect APID	Pack. Type from the received TC	Pack. Sub-Type from the received TC		
4 <sub>d</sub> : Invalid type/sub-type (command code)	Pack. Type from the received TC	Pack. Sub-Type from the received TC		
5 <sub>d</sub> : Command can not be executed at this time.	Pack. Type from the received TC	Pack. Sub-Type from the received TC	ID Relevant to the actual Operative Mode(2 oct)	Reason <sup>(1)</sup> (2 oct)

<sup>-</sup> reason = **0x6 - FLASH\_MEMORIES\_BUSY**, i.e. the requested operation on FLASH memories cannot be executed, due to another operation already in progress on FLASH memories.



<sup>-</sup> reason = **0x1 - SCET\_UNAVAILABLE**, i.e. the TC has been received before the OBT TC which is the first TC the DES has to accept and execute.

<sup>-</sup> reason = **0x2 - INVALID\_OP\_MODE**, i.e. the TC has been received in an operation mode different from STANDBY or IDLE; note that only DUMP TCs are accepted in IDLE mode.

<sup>-</sup> reason = **0x3 - MASTER\_PM\_PATCH\_TCs\_BUFFER\_FULL**, i.e. the buffer used to store patch TC targeting the master program memory is full.

<sup>-</sup> reason = **0x4 - MASTER\_PM\_PATCH\_TCs\_UNAVAILABLE\_FOR\_PATCH\_EXECUTION**, i.e. a TC requesting to start executing the patch of the master program memory has been received, but no patch TC targeting the master program memory has been previously sent.

<sup>-</sup> reason = **0x5 - RECEIVED\_TCs\_BUFFER\_FULL**, i.e. the buffer used to store received TC for further validation is full.



TL16927

Page: 27

6 <sub>d</sub> : Packet  Application  Data Field  inconsistent  Pack. Type from the received TC	Pack. Sub-Type from the received TC	Position (in octs) of the 1 <sup>st</sup> inconsistent param. (2 oct)	Received value of the 1 <sup>st</sup> inconsistent param.(2 oct)
---	-------------------------------------	---	--

As regard FID=6, different Data Fields has to be checked for different TCs, according to the following table.

TELECOMMAND TYPE,SUBTYPE	CONDITIONS: FIELDS AD VALUES TO BE CHECKED				
TC(3,5)	1. PAD = 0				
1 0(0,0)	2. SID = 0				
TC(3,6)	1. PAD = 0				
( ) ,	2. SID = 0				
	1. Mem I D ÷ Proc ID Matching (ref Table 4.4-1)				
	2. N in the range 1÷29				
	3. Start Address within the Proper Memory address range (specified by MEM ID)				
TC(6,2)	ref Table 4.4-1				
	4. [Start Address + (Length of Block * Memory word size)] within the Proper				
	Memory address range (specified by MEM ID).				
	5. The number of recognised correct blocks equals N; last block ends when the				
	application data field ends.				
	1. Memory ID in MARSIS range				
	2. N in the range 1÷39				
TC(6,5)	3. Start Address within the Proper Memory address range (specified by MEM ID)				
	4. [Start Address + (Length of Block * Memory word size)] within the Proper				
	Memory address range (specified by MEM ID).				
	5. The number of recognised correct blocks equals N				
TC(9,1)	NONE				
	1. Memory ID = 177				
	2. N in the range 1÷13				
	3. Relative Start Address: 0÷1022 even number				
TC(206,1)	4. Length of the block: 2÷38 even number				
	5. Rel. Start Address – Length of the Block coherency see AD 15 (PT);				
	[Rel. Start Address + Length of Block] < 1024				
	6. The number of recognised correct blocks equals N				
TC(206,2)	1. Memory ID – Process ID matching (cf. tables 4.4-1 and 3-1):				





Ref: Project Ref.:

Issue: 6 Page: 28

TL16927

TC(207,1)	Mode duration > Current Mode Duration
	Address code matching: see AD 15;
	8. Check if TC of warm restart is correct.
	Address code matching: see AD 15;
	7. Check if TC of second boot is correct.
	application data field ends.
	6. The number of recognised correct blocks equals N; last block ends when the
	PT slaves size see AD 15
	[Rel. Start Address + Length of Block] < 4656 for MEM ID = 180 and 184
	PT master size see AD 15
	[Rel. Start Address + Length of Block] < 364 for MEM ID = 177
	5. Rel. Start Address – Length of the Block coherency (see annex 1):
	4. Length of the Block: 1÷38 integer number
	3. Relative Start Address: see AD 15 (PT);
	2. N in the range 1÷19
	MEM ID = 184 PROC ID = 78.
	MEM ID = 180 PROC ID = 77,
	MEM ID = 177 PROC ID = 76,

Table 4.1-3 TM(1,2) FID=6: field to be checked VS TC type and subtype



Ref: Project Ref.: Issue: 6 TL16927

Page: 29

### Note that:

- for TC(6,2) and TC(6,5) points 3 and 4 shall be repeated N times and parameters 3 and 4 refer to the start address of the first inconsistent block;
- for TC(206,1) and TC(206,2) points 3, 4 and 5 shall be repeated N times, and parameters 3 and 4 refer to the start address of the first inconsistent block;





Ref:
Project Ref.:
Issue: 6

TL16927

Page: 30

#### 4.2 SERVICE 3: HOUSEKEEPING REPORTING

This service controls the generation of HK report packets. Once every 8 seconds, the DES shall sample HK parameters (see Table 4.2-1) and shall allocated them within the parameters' field of a dedicated HK Report Packet (service sub type 25). Immediately after, the packet shall be queued within a TM-block to be sent to the RTU (cf. § 5).

The HK report generation can be enabled and disabled. The requests for enabling (service sub type 5) and disabling (service sub type 6) HK report generation can be received only during the STANDBY mode. By default, at power-on, HK packet generation is enabled.

## Telecommand (3,5): Enable Housekeeping Report Packet Generation (SIS\_HK\_EN)

		PACKET HEADER (48 bit)									PACKET DATA FIELD (Variable)			
Field	PACKET ID							PACKET LENGTH	DATA FIELD HEADER	APPLIC. DATA	PACKET ERROR CONTROL			
Subfield	Version	Туре	Data	Appli				Sequence	(octets in Packet					
	Number		Field	Proce	ess ID	ceFlags Count		ount	Data Field –1)					
			Header											
			Flag											
				Proc. ID	Pack. Cat.		Source Part	Sequence Part						
Content	000 <sub>b</sub>	1	1	76 <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	b	(0+2 <sup>11</sup> -1) <sub>d</sub>	(8-1) <sub>d</sub>					
Wide (bit)	3 b	3b 1b 1b 7b 4b			4 b	2 b	3 b	11b	16 b	32 b	16 b	16 b		
Wide (oct.)			2 B			2 B			2 B	4 B	2 B	2 B		

Figure 4.2-1 TC(3,5): Enable HK Report Generation Packet

	PACKET DATA FIELD (Variable)												
Field			DATA FI	ELD HE	ADER		AP	PACKET ERROR CONTROL					
Subfield	PUS version	Chec k. Type	Ack	Pack. Type	Pack. Subtype	Pad	PAD	SID					





Issue: 6 Page: 31

TL16927

Content	b	1	0001	<b>3</b> <sub>d</sub>	5 <sub>d</sub>	<b>0</b> <sub>b</sub>	00000000 <sub>b</sub>	0 <sup>(1)</sup>	
Wide (bit)	3 b	1 b	4 b	8 b	8 b	8 b	8 b	8 b	16 b
Wide (oct.)				4 B			1 B	1 B	2 B

Figure 4.2-2 TC(3,5): Enable HK Report Generation Packet Data Field

## Telecommand (3,6): <u>Disable</u> Housekeeping Report Packet Generation (SIS\_HK\_DIS)

				PACI	PACKET DATA FIELD (Variable)							
Field	PACKET ID					PACE	(ET SE	QUENCE	PACKET	DATA	APPLIC.	PACKET
							CONTR	OL	LENGTH	FIELD	DATA	ERROR
										HEADER		CONTROL
Subfield	Version Type Data Application				Sequen	Source	Sequence	(octets in Packet				
	Number		Field	Proce	ss ID	ceFlags	Count		Data Field -1)			
			Header									
			Flag									
				Proc. ID	Pack. Cat.		Source Part	Sequence Part				
Content	000 <sub>b</sub>	1	1	76 <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	b	(0+2 <sup>11</sup> -1) <sub>d</sub>	(8-1) <sub>d</sub>			
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	3 b	11b	16 b	32 b	16 b	16 b
Wide (oct.)		-	2 B	3			2 B		2 B	4 B	2 B	2 B

Figure 4.2-3 TC(3,6): Disable HK Report Generation Packet

		PACKET DATA FIELD (Variable)											
Field			DATA FI	ELD HE	ADER		APF	PACKET ERROR CONTROL					
Subfield	PUS version	Chec k. Type	Ack	Pack. Type	Pack. Subtype	Pad	PAD	SID					
Content	b	1	0001 <sub>b</sub>	3 <sub>d</sub>	6 <sub>d</sub>	<b>0</b> <sub>b</sub>	0000000 <sub>b</sub>	0 <sup>(1)</sup>					
Wide (bit)	3 b	1 b	4 b	8 b	8 b	8 b	8 b	8 b	16 b				
Wide (oct.)			·	4 B			1 B	1 B	2 B				

Figure 4.2-4 TC(3,6): <u>Disable</u> HK Report Generation Packet Data Field

<sup>&</sup>lt;sup>(1)</sup> 0 is the only valid SID value for the DES and it indicates that HK parameters shall be sampled every 8 seconds.



<sup>(1) 0</sup> is the only valid SID value for the DES and it indicates that HK parameters shall be sampled every 8 seconds

Ref: TL16927

Project Ref.: Issue: 6

Page: 32

## Telemetry (3,25): Housekeeping Report Packet (SIS\_HK\_TM)

	SOURCE PACKET HEADER (48 bit)									PACKET DATA FIELD		
Field	PACKET ID					_	ET SEQUENCE CONTROL	PACKET LENGTH	DATA FIELD HEADER	SOURCE D	DATA	
Subfield	Version Number	,	Data Field Header Flag	Application Process ID		Segmen Source Sequence t. Count Flags		(octets in Packet Data Field –1)				
				Proc. ID	Pack. Cat.							
Content	000 <sub>b</sub>	0	1	76 <sub>d</sub>	4 <sub>d</sub>	11 <sub>b</sub>	(0+2 <sup>14</sup> -1) <sub>d</sub>	(212-1) <sub>d</sub>				
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	14 b	16 b	80 b			
Wide (oct.)			2 B	,			2 B	2 B	10 B	1.1.0.1.1.1.1	202 B	

Figure 4.2-5 TM(3,25): HK Report Packet fields

	PACKET DATA FIELD (Variable)										
Field				DATA F	IELD HE	ADER		SOURCE DATA			
Subfield	SCET Time	PUS	Chck. Flag	Spare	Pack. Type	Pack. Subtype	Pad	PAD	SID	Parameters DES SW Status Word	
Content		2 <sub>d</sub>	0	0000 <sub>b</sub>	3 <sub>d</sub>	25 <sub>d</sub>	0	0	<b>0</b> <sup>VI</sup>		
Wide (bit)	48 b	3 b	1 b	4 b	8 b	8 b	8 b	8 b	8 b		
Wide (oct.)		-			10 B			1 B	1 B	200 B	

Figure 4.2-6 TM(3,25): HK Report Packet Data Field

 $<sup>^{</sup>m VI}$  0 is the only valid SID value for the DES and it indicates that HK parameters shall be sampled every 8 seconds.



Project Ref.: Issue: 6

TL16927

Page: 33

## 4.2.1 HK Report Packet Data Field

#### 4.2.1.1 Science Code Parameters

Refer to §6.1 to determine when Science Code is running.

Current Operative Mode ID <sup>VII</sup>	16 bit
Current PRI#	32 bit
Current SCET (if available)	48 bit
Number of accepted TC	16 bit
Number of refused TC	16 bit
Last BIT results	70 bytes
Number of Acceptance Report (TM (1,2)) queued <sup>™</sup>	16 bit
Number of Event Report (TM (5,1) and TM (5,2)) queued <sup>2</sup>	16 bit
Number of HK Report (TM (3,25)) queued <sup>2</sup>	16 bit
Number of Dump Report (TM(6,6)) queued <sup>2</sup>	16 bit
Number of Science Report (TM (20,3)) queued <sup>2</sup>	16 bit
Minor Error Status (don't care)	34 bytes
Number of Individual Echoes Octets stored in the corresponding buffer <sup>ix</sup>	32 bit
FLASH Memories status <sup>x</sup>	32 bit
Number of TM-Block queued	16 bit
SW Version	16 bit
ON-Board Computed PRF	32 bit
PT PRF	32 bit
FLASH Memories TEST/ERASE Init_Status <sup>xi</sup>	32 bit
FLASH Memories TEST/ERASE Current_Status/End_status <sup>XII</sup>	32 bit

VII Refer to Table 3.3-1.

VIII During operative mode the TM packet are queued in corresponding buffers, waiting to form a TM-block which will be then acquired from DMS. (cf. §5 for the detailed description of the packetisation strategy).

XI bit 31-26 = SPARE (zero filled), bit 25-24 = chip, bit 23-16 = sector, bit 15-0 = offset

XII bit 31-30 = test result, bit 29-28 = test status, bit 27-26 = SPARE (zero filled), bit 25-24 = chip, bit 23-16 = sector, bit 15-0 = offset. The following code are used.

#### ♦ TEST STATUS:

- 0x0 = END\_TEST/NO\_OPERATION\_IN\_PROGRESS
- 0x1 = Erasing
- 0x2 = Writing



The Individual Echoes are stored bare, as they are acquired, to be packetised little by little just before each TM block construction in order to properly fill the TM block itself (cf. §5 for the detailed description of the packetisation strategy).

 $X 0x0 = FLASH\_IDLE, 0X1 = FLASH\_TEST, 0x2 = FLASH\_ERASE, 0x3 = FLASH\_READ, 0x4 = FLASH\_WRITE, 0x5 = FLASH\_ERROR, 0x6 = FLASH\_FULL$ 



Issue: 6 Page: 34

TL16927

FLASH Memories TEST/ERASE Init PRI	32 bit
FLASH Memories TEST/ERASE End PRI	32 bit
Number of 16bit words stored in FLASH Chip0	32 bit
Number of 16bit words stored in FLASH Chip1	32 bit
Number of 16bit words stored in FLASH Chip2	32 bit
Number of 16bit words stored in FLASH Chip3	32 bit
Number of FLASH Data bytes stored into Slave1 DSP RAM buffers	32 bit
Number of FLASH Data bytes stored into Slave2 DSP RAM buffers	32 bit
SPARE	10 byte

Table 4.2-1: TM(3,25), HK Report Packet Data Field – Parameters of the Science Code

#### 4.2.1.2 Default Code Parameters

Refer to §6.1 to determine when Default Code is running.

Current Operative Mode ID	16 bit
Current PRI#	32 bit
Current SCET (if available)	48 bit
# of accepted TC	16 bit
# of refused TC	16 bit
Last BIT results	70 bytes
Number of Acceptance Report (TM (1,2)) queued	16 bit
Number of Event Report (TM (5,1) and TM (5,2)) queued	16 bit
Number of HK Report (TM (3,25)) queued	16 bit
Number of Dump Report (TM(6,6)) queued	16 bit
Number of Science Report (TM (20,3)) queued	16 bit
Don't care	34 byte
Number of Individual Echoes Octets stored in the corresponding buffer	32 bit
Number of Data octets stored in Flash Memories (not implemented)	32 bit
Number of TM-Block queued	16 bit
SPARE	62 byte

- 0x3 = Reading
- ♦ TEST RESULT:
  - 0x0 = TEST OK
  - 0x1 = TEST KO



Ref: Project Ref.: Issue: 6 TL16927

Page: 35

Table 4.2-2: TM(3,25), HK Report Packet Data Field – Parameters of the Default Code

## 4.2.1.3 HK Report Packet BIT Result Field

The Last Bit Result Field (70 byte) is the same for both the previous tables and it is detailed in the following one.

Test executed at run- time	Test executed during bootstrap phase	Test_Flags bit placement	Parameter	Size
N/A	N/A	N/A	TEST_FLAGS <sup>XIII</sup>	32 bit
	Х	16	CHECKSUM EEPROM BOOT CODEXIV (MASTER DSP)	32 bit
	X	15	CHECKSUM MASTER PROGRAM CODE IN EEPROM <sup>2</sup> (MASTER DSP)	32 bit
х	Х	14	CHECKSUM PROGRAM CODE IN RAM <sup>2</sup> (MASTER DSP)	32 bit
	X	13	ADDRESS FIRST PROGRAM  MEMORY BROKEN CELL <sup>XV</sup> (MASTER DSP)	32 bit
	X	12	ADDRESS FIRST DATA MEMORY BROKEN CELL <sup>3</sup> (MASTER DSP)	32 bit
	Х	11	CHECKSUM EEPROM BOOT CODE <sup>2</sup> (SLAVE1)	32 bit
	X	10	CHECKSUM PROGRAM CODE EEPROM <sup>2</sup> (SLAVE1)	32 bit
X	Х	9	CHECKSUM PROGRAM CODE IN RAM² (SLAVE1)	32 bit
	Х	8	ADDRESS FIRST PROGRAM MEMORY BROKEN CELL <sup>3</sup> (SLAVE1)	32 bit



XIII Bits 17-31 = 0 (don't care); Bits 0-16:1 = error, 0 = no error

XIV Bits 16-31 = expected checksum, stored in the memory device under test;

Bits 0-15 = (evalueted checksum + expected checksum) = 0x0 in case of no error

XV 0XFFFFFFF = NO BROKEN CELL FOUND



Issue: 6 Page: 36

TL16927

	x	7	ADDRESS FIRST DATA MEMORY BROKEN CELL <sup>3</sup> (SLAVE1)	32 bit
	х	6	ADDRESS OF FIRST DUAL- PORT MEMOTY BROKEN CELL <sup>3</sup> (SLAVE1)	16 bit
	Х	5	CHECKSUM EEPROM BOOT CODE <sup>2</sup> (SLAVE2)	32 bit
	X	4	CHECKSUM PROGRAM CODE EEPROM² (SLAVE2)	32 bit
Х	Х	3	CHECKSUM PROGRAM CODE IN RAM <sup>2</sup> (SLAVE2)	32 bit
	X	2	ADDRESS FIRST PROGRAM MEMORY BROKEN CELL <sup>3</sup> (SLAVE2)	32 bit
	Х	1	ADDRESS FIRST DATA MEMORY BROKEN CELL <sup>3</sup> (SLAVE2)	32 bit
	X	0	ADDRESS OF FIRST DUAL- PORT MEMOTY BROKEN CELL <sup>3</sup> (SLAVE2)	16 bit
N/A	N/A	N/A	SPARE	16 bit
			TOTAL	70 bytes

1.1.0.1.1.2 Table 4.2-3 TM(3,25) HK Report Packet Data Field – BIT results Parameters





Ref: Project Ref.: Issue: 6 TL16927

Page: 37

#### 4.3 SERVICE 5: EVENT REPORTING

The DES shall use the Event Reporting Service to let transitions between Modes observable by the S/C or Ground. In case of no failure detection the sub type 1 (Normal/Progress Report) shall be used, while, whenever any failure or any malfunction will be detected, the sub type 2 (Error/Anomaly Report - Warning) shall be used.

The Event Identifier (EID) field shall allow to distinguish uniquely the event reported via this service within the whole spacecraft system. In the first parameter field, immediately after the EID, the transition code (MODE Transition IDentifier) is reported, which uniquely identifies the mode transition to be signalled. To each EID field, a number of MODE Tr. IDs is strictly related.

The DES SW shall generate an Event Reporting Packet immediately after completion of the Mode Transition. The MODE Tr. ID in first parameter field will indicate the *current* Mode (transition destination) and the *previous* Mode (transition source).

Complementary information related to a specific Operative Mode transition shall be contained within other parameters' fields which shall follow the first one, as detailed in Table 4.3-2, Table 4.3-3 and Table 4.3-4.



Ref: TL 16927

Project Ref.:

Issue: 6 Page: 38

from/to (MODE Tr. ID)	CHECK/INIT	STANDBY	WARM-UP1	WARM-UP2	IDLE	CALIBR.	REC. ONLY	ACT. IONO.	SS1	SS2	SS3	SS4	SS5	FLASH TEST
CHECK/INIT	41501	41517			41565									TEOT
STANDBY	41502	41317	41534		41566									
WARM-UP1	41503	41519	41334	41551	41567									
WARM-UP2	41504	41520	41536	41552	41568	41584	41600	41616	41632	41648	41664	41680	41696	41712
IDLE	41004	41020	41000	41002	41000	41004	41000	41010	41002	41040	41004	41000	41000	417.12
CALIBR.	41506			41554	41570	41586	41602	41618	41634	41650	41666	41682	41698	41714
REC. ONLY.	41507			41555	41571	41587	41603	41619	41635	41651	41667	41683	41699	41715
ACT. IONO.	41508			41556	41572	41588	41604	41620	41636	41652	41668	41684	41700	41716
SS1	41509			41557	41573	41589	41605	41621	41637	41653	41669	41685	41701	41717
SS2	41510			41558	41574	41590	41606	41622	41638	41654	41670	41686	41702	41718
SS3	41511			41559	41575	41591	41607	41623	41639	41655	41671	41687	41703	41719
SS4	41512			41560	41576	41592	41608	41624	41640	41656	41672	41688	41704	41720
SS5	41513			41561	41577	41593	41609	41625	41641	41657	41673	41689	41705	41721
FLASH TEST	41514			41562	41578(TBC)	41594	41610	41626	41642	41658	41674	41690	41706	41722
OPERATIVE MODE		CODE (dec)			, ,				•	!		1		
CHECK/INIT		0	1						Not allowed	transition: no	EID shall be	associated.		
STANDBY		1			EIDs for M	ARSIS:			-					
WARM-UP1		2		Ì	MIN:	41501		41xxx	Allowed tran	sition: 41xxx	EID shall be a	associated		
WARM-UP2		3			MAX:	42000			_					
IDLE		4		•			-	41xxx	Transition ca	used by a wa	tchdog reset			
CALIBRATION		5							_					
RECEIVE ONLY		6					Assun	nptions:	41xxx is the	EID associate	ed to transitio	n yy->zz		
ACTIVE IONO. SO	UNDING	7							yy is the prev	vious mode c	ode			
SS1		8							zz is the curr	ent mode cod	de			
SS2		9												
SS3		10					Cons	traints:	42000 >= 41x	xx >= 41501 (	(16 bit needed	(k		
SS4		11							15 >= yy, zz,	>= 0 (4 bit ne	eded)			
SS5		12												
DATA MOVING IN	FLASH	13	CODE 14: SP	ARE			Algo	rithm:	41xxx = 4150	)1 + (yy + 16 *	zz)			



Ref:

Issue: 6

Project Ref.:

Page: 39

TL 16927

Table 4.3-1 TM(5;1,2) Event Reporting: DES commanded Operative Modes Transitions, related MODE Tr. IDs' definition





Ref: TL 16927

Project Ref.:

Issue: 6 Page: 40 -

40 -

## Telemetry (5,1): Normal/Progress Report (SIS\_PROG\_REP)

			S	OURCE	PACKE	T HEAD	ER (48 bit)		PACK	(ET DATA FIELD (Variable)
Field			PACKE	T ID		PACKET SEQUENCE CONTROL		PACKET LENGTH	DATA FIELD	SOURCE DATA
									HEADER	
Subfield	Version	Туре	Data	Appli	cation	Segment.	Source Sequence	(octets in Packet		
	Number		Field	Proce	ess ID	Flags	Count	Data Field -1)		
			Header Flag							
			i iug	Proc. ID	Pack. Cat.					
Content	000 <sub>b</sub>	0	1	76 <sub>d</sub>	7 <sub>d</sub>	11 <sub>b</sub>	(0+2 <sup>14</sup> -1) <sub>d</sub>	(26-1) <sub>d</sub>		
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	14 b	16 b	80 b	
Wide (oct.)			2 B		•		2 B	2 B	10 B	16 B

Figure 4.3-1 TM(5,1): Event Reporting, Normal/Progress Report Packet

		PACKET DATA FIELD (Variable)									
Field				DATA	FIELD HEA	DER			SOURCE DATA		
Subfield	SCET Time	PUS	Chck. Flag	Spare	Pack. Type	Pack. Subtype	Pad	EID	Parameters 1÷4		
Content		2 <sub>b</sub>	0	0000 <sub>b</sub>	5 <sub>d</sub>	1 <sub>d</sub>	0	41801 <sub>d</sub> 41802 <sub>d</sub>			
Wide (bit)	48 b	3 b	1 b	4 b	8 b	8 b	8 b	16 b			
Wide (oct.)		-			10 B			2 B	14 B		

Figure 4.3-2: TM(5,1): Event Reporting, Normal/Progress Report Packet Data Field

EID	Parameter 1 (2 oct) Mode Tr. ID	Parameter 2 (4 oct)	Parameter 3 (6 oct)	Parameter 4 (2 oct)
41801  Mode Tr. IDs indicating a transition from any Operation Mode (except IDLE) to a Support Mode (except IDLE)	41517÷41561	transition PRI#	transition SCET	FF FF





Issue: 6

Project Ref.:

41 -

Page: 41 -

TL 16927

	41802		transition	transition	4.	
	Mode Tr. IDs indicating a transition from any	41584÷41705	PRI#	SCET	OST line # <sup>(1)</sup>	ĺ
l	Operation Mode (except IDLE) to an Operative Mode		$1.10\pi$	JOLI		ĺ

Table 4.3-2 TM(5,1): Event Reporting, <u>Normal/Progress</u> Report Packet – Source Data field: parameters' definition

## Telemetry (5,2): Error/Anomaly Report – Warning (SIS ERR REP)

In the case of the Error/Anomaly report, following the Mode Tr. ID, the Failure code IDentifier (FID) shall specify, for each single EID, the particular detected failure or malfunction. This parameter shall assume the value FF FF<sub>H</sub> when the EID uniquely identifies the failure or malfunction.

Note that all the EIDs but the number 41908 involve an Anomaly Transition specified by the MODE Tr. ID (parameter 1). The EID 41908, on the contrary, <u>doesn't involve any Mode\_</u>
<u>Transition</u> and refers to an erroneous TC reception. This telemetry shall be generated when an erroneous TC is received with ACK field equal to  $0000_b$  (cf. §4.1).

			S	OURCE	PACKE	T HEAD	ER (48 bit)		PACK	(ET DATA FIELD (Variable)
Field			PACKE	T ID		PACKET SEQUENCE CONTROL		PACKET LENGTH	DATA FIELD HEADER	SOURCE DATA
Subfield	Version Number	١٠.	Data Field Header Flag	• • •	Application Process ID		Source Sequence Count	(octets in Packet Data Field –1)		
				Proc. ID	Pack. Cat.					
Content	000 <sub>b</sub>	0	1	76 <sub>d</sub>	7 <sub>d</sub>	11ь	(0+2 <sup>14</sup> -1) <sub>d</sub>	Max (96-1) <sub>d</sub>		
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	14 b	16 b	80 b	
Wide (oct.)		-	2 B				2 B	2 B	10 B	Variable (Max 86 B)

Figure 4.3-3 TM(5,2): Event Reporting, <u>Error/Anomaly</u> Report – Warning Packet

<sup>(1)</sup> OST line # is the number of the current OST line <u>AFTER</u> the transition.





Ref: TL 16927

Project Ref.:

Issue: 6 Page: 42 -

42 -

		PACKET DATA FIELD (Variable)										
Field				DATA	FIELD HEA	DER		SOURCE DATA				
Subfield	SCET Time	PUS	Chck. Flag	Spare	Pack. Type	Pack. Subtype	Pad	EID	Parameters			
Content		<b>2</b> <sub>b</sub>	0	0000 <sub>b</sub>	5 <sub>d</sub>	<b>2</b> <sub>d</sub>	0	41901 <sub>d</sub> ÷41908 <sub>d</sub>				
Wide (bit)	48 b	3 b	1 b	4 b	8 b	8 b	8 b	16 b				
Wide (oct.)					10 B	·		2 B	Variable (Max 84B)			

Figure 4.3-4 TM(5,2): Event Reporting, Error/Anomaly Report – Warning Packet Data

Ref:

43 -

TL 16927

Project Ref.:

F

Issue: 6

Page: 43 -

EID	Parameter 1	Parameter 2	Parameter 3	Parameter 4	Parameter 5
(2 oct)	(2 oct) MODE Tr.ID	(2 oct) FID	(4 oct) PRI	(6 oct) SCET	(70 oct)
41901 ANOMALY TRANSITION BIT failed <i>not in C/I</i>	41566÷41577	FF FF <sub>H</sub>	Transition PRI	Transition SCET	Last BIT result (70 oct)
41902 ANOMALY TRANSITION BIT failed <i>in C/I</i>	41517 14566	FF FF <sub>H</sub>	Transition PRI	Transition PRI (SCET not yet available)	Last BIT result (70 oct)
41903 ANOMALY TRANSITION scientificTM packet buffer overflow	41566÷41577	FF FF <sub>H</sub>	Transition PRI	Transition SCET	
41904 ANOMALY TRANSITION no SCET available	41566	FF FF <sub>H</sub>	Transition PRI		
41905 ANOMALY TRANSITION for HW watchdog	41517÷41566	FF FF <sub>H</sub>	Transition PRI	Transition SCET	Last BIT results (70 oct)
41906 ANOMALY TRANSITION to IDLE for SW watchdog	41566÷41577 (SW)	Timer_ID (see Table ***)	Transition PRI	Transition SCET	Last BIT result (70 oct)
41907 ANOMALYTRANSITION SCET* or OST line inconsistency	41566 (SCET inc.) 41568÷41577 (OST inc.)	50, 51 see Table 4.3-6	Transition PRI	Transition SCET	see Table 4.3-5 (14 oct)



Ref:

Project Ref.:

Page: 44 -

TL 16927

44 -

Issue: 6

Table 4.3-3 TM(5,2): Event Reporting, Error/Anomaly Report Packet - Source Data field: EID 41901÷41907, parameters' definition

EID (2 oct)	Parameter 1 TC Pack ID (2 oct)	Parameter 2 TC Pack Seq. Contr. (2 oct)	Parameter 3 FID (2 oct)	Parameter 4 Pack. Type (1 oct)	Parameter 5 Pack. Sub-Type (1 oct)	Parameter 6 (2 oct)	Parameter 7 (2 oct)
41908 erroneous TC ACK = 0000 <sub>b</sub>	Full copy of the Pack ID of the TC being reporting on	Full copy of the Pack Sequence Control of the TC being reporting on	1 <sub>d</sub> : Incomplete Packet within timeout.	Pack. Type from the received TC	Pack. Sub-Type from the received TC	Length field of the Pack. Header of the received TC (2 oct)	Number of received octets (2 oct)
41908 erroneous TC ACK = 0000 <sub>b</sub>	Full copy of the Pack ID of the TC being reporting on	Full copy of the Pack Sequence Control of the TC being reporting on	2 <sub>d</sub> : Incorrect checksum (CRC)	Pack. Type from the received TC	Pack. Sub-Type from the received TC	Received Checksum (2 oct)	Computed Checksum (2 oct)
41908 erroneous TC ACK = 0000 <sub>b</sub>	Full copy of the Pack ID of the TC being reporting on	Full copy of the Pack Sequence Control of the TC being reporting on	3 <sub>d</sub> : Incorrect APID	Pack. Type from the received TC	Pack. Sub-Type from the received TC	FF FF <sub>H</sub>	FF FF <sub>H</sub>
41908 erroneous TC ACK = 0000 <sub>b</sub>	Full copy of the Pack ID of the TC being reporting on	Full copy of the Pack Sequence Control of the TC being reporting on	4 <sub>d</sub> : Invalid type/sub-type (command code)	Pack. Type from the received TC	Pack. Sub-Type from the received TC	FF FF <sub>H</sub>	FF FF <sub>H</sub>
41908 erroneous TC ACK = 0000 <sub>b</sub>	Full copy of the Pack ID of the TC being reporting on	Full copy of the Pack Sequence Control of the TC being reporting on	5 <sub>d</sub> : Command can not be executed at this time.	Pack. Type from the received TC	Pack. Sub-Type from the received TC	ID Relevant to the actual Operative Mode(2 oct)	Reason (2 oct)



Ref: TL 16927

Project Ref.:

Issue: 6 Page: 45 -

45 -

41908 erroneous TC ACK = 0000 <sub>b</sub>	Full copy of the Pack ID of the TC being reporting on	Full copy of the Pack Sequence Control of the TC being reporting on	6₀: Packet Application Data Field inconsistent	Pack. Type from the received TC	Pack. Sub-Type from the received TC	Position (in octs) of the 1 <sup>st</sup> inc. param. (2 oct)	Received value of the 1 <sup>st</sup> inc. param. (2 oct)
--	---	---	--	---------------------------------	---	---	---

Table 4.3-4 TM(5,2): Event Reporting, Error/Anomaly Report Packet – Source Data field: EID 41908, parameters' definition



Ref:

Project Ref.:

Issue: 6

Page: 46 -

TL 16927

46 -

As for TM(1,2) (cf. Table 4.1-2):

■ FID = 1 all parameters: FF FF<sub>H</sub> if not available;

• FID = 5 parameter 7: see note (1) to Table 4.1-2;

■ FID = 6: see Table 4.1-3 for executed checks.

ID	FID	MEANING
BOOT_BIT_S1_TOUT	0 <b>x03</b>	Timeout on Slave1 Bootstrap BIT results reception
BOOT_BIT_S2_TOUT	0x04	Timeout on Slave2 Bootstrap BIT results reception
BOOT_BIT_S1_and S2_TOUT	0x05	Timeout on both Slave1 and Slave2 Bootstrap BIT results reception
S1_Par_Eval_TOUT	0x06	Timeout on Slave1 phase correction terms evaluation (ACQ or TRK)
S2_Par_Eval_TOUT	0x07	Timeout on Slave2 phase correction terms evaluation (ACQ or TRK)
S1_Patch_TOUT	0x08	Timeout on Slave1 Patch execution
S2_Patch_TOUT	0x09	Timeout on Slave2 Patch execution
S1_Dump_TOUT	0x0a	Timeout on Slave1 Dump execution
S2_Dump_TOUT	0x0b	Timeout on Slave2 Dump execution
S1_BIT_TOUT	0x0c	Timeout on Slave1 run-time BIT results reception
S2_BIT_TOUT	0x0d	Timeout on Slave2 run-time BIT results reception
S1_SA_EC_TOUT	0x0e	Timeout on Slave1 Synthetic Aperture/Echo Collection phases
S2_SA_EC_TOUT	0x0f	Timeout on Slave2 Synthetic Aperture/Echo Collection phases
S1_LED_POST_SA_TOUT		Timeout on Slave 1 for:
	0x10	- Tracking Post ynthetic Aperture results reception;
	UXIU	- Acquisition LED results reception;
		- AIS final results reception
S2_LED_POST_SA_TOUT		Timeout on Slave 2 for:
	0 044	- Tracking Post ynthetic Aperture results reception;
	0x011	- Acquisition LED results reception;
		AIS final results reception
S1_Not_SS_TOUT		Timeout on Slave 1 for:
	0x12	- HW_Cal/Rec_Only results reception;
		- AIS Maximum Exponent reception





Project Ref.:

Issue: 6 47 - TL 16927

Page: 47 -

	ı	1
S2_Not_SS_TOUT		Timeout on Slave 2 for
	0x13	- HW_Cal/Rec_Only results reception;
		- AIS Maximum Exponent reception
S1_NPM_TOUT	0x14	Timeout on Slave1 NPM results reception
S1_PIS_TOUT	0x15	Timeout on Slave1 PIS results reception

Table 4.3-5: ID, FID numbers and meaning



Issue: 6

48 -

TL 16927

Page: 48 -

FID	Corresponding Event
	SCET* Inconsistency:
	SCET* - SCET_CURRENT < W_UP1+W_UP2 duration = 5 + 20
50	Sec.
	14 byte = 6 byte SCET* + 6 byte CURRENT_ SCET + 2 byte FF FF <sub>H</sub>
	(transition STBY_IDLE)
	OST Inconsistency:
51	mode selection field value different from 3 <sub>d</sub> , 5 <sub>d</sub> +12 <sub>d</sub> (cf. Table 3.3-1).
	14 byte = 2 byte 1 <sup>st</sup> inc. OST Line # (from zero) + 12 byte 1 <sup>st</sup> inc
	OST LINE

Table 4.3-6: FID numbers and corresponding events

#### 4.4 SERVICE 6: MEMORY MANAGEMENT

This service supports scatter load and dump, as well as block load and dump, of an on-board memory. Scattered loading of selected non-contiguous locations by means of a single TC shall be possible.

Only Absolute address method of addressing the memory is supported by this service: this allows the user to specify a real address start loading or dumping from.

With regard to the DES Dump and Patch functionality:

- Memory patch and dump Telecommands shall be accepted from MARSIS only in STANDBY Mode.
- All DES memory areas (volatile and non volatile) shall be accessible for dumps.
- All DES writable memory areas shall be accessible for patch operations.
- It shall be possible to load/modify the Operations Sequence Table and Parameters Table performing a patch operation on the relevant EEPROM memories. This operation shall be done using TC(6,2) defined in the following).





Issue: 6

49 -

TL 16927

Page: 49 -

- The length of the area to be dumped shall not be limited by the size of the maximum TM packet size.
- The DES SW shall generate, as result of the TC(6,5), as many TM(6,6) dump packets as required to cover the entire commanded dump area.
- There shall be no constraints imposed on how to break down the dump area into TM(6,6) dump packets.

The destination memory to be patched/dumped shall be uniquely identified by a Memory ID, as detailed in the following table.



Project Ref.:

Issue: 6 Page: 50

Process ID	Destinatio n	Memory ID	Memory Type	Bank #	Memory size and width	Absolute Start-End Address	Dump Range	Patch Range
	C&C	176	EEPROM	1	128K x 48bit	0x0 – 0x1FFFF	0x0 – 0x1FFFF	0xB000 – 0x1FFFF
76	C&C	177	Program SRAM	1	512K x 48bit	0x20000 – 0x9FFFF	0x20000 – 0x9FFFF	0x20000 – 0x9FFFF
/6	C&C	178	Data SRAM	0	512K x 32bit	0x0 – 0x7FFFF	0x0 – 0x7FFFF	0x0 – 0x7FFFF
	C&C	191	FPGA Registers (memory mapped)	0	Variable (see annex 1)	0x80000 - 0xABFFF	See Annex1	See Annex1
	DSP1	179	EEPROM	1	128K x 48bit	0x0 – 0x1FFFF	0x0 – 0x1FFFF	0x2000 – 0x1FFFF
77	DSP1	180	Program SRAM	1	512K x 48bit	0x20000 – 0x9FFFF	0x20000 – 0x9FFFF	0x20000 – 0x9FFFF
77	DSP1	181	Data SRAM	0	512K x 32bit	0x0 – 0x7FFFF	0x0 – 0x7FFFF	0x0 – 0x7FFFF
	DSP1	182	Dual-port SRAM	0	8K x 16bit	0x80000- 0x81FFFF	0x80000- 0x81FFFF	0x80000- 0x81FFFF
	DSP2	183	EEPROM	1	128K x 48bit	0x0 – 0x1FFFF	0x0 – 0x1FFFF	0x2000 – 0x1FFFF
70	DSP2	184	Program SRAM	1	512K x 48bit	0x20000 – 0x9FFFF	0x20000 – 0x9FFFF	0x20000 – 0x9FFFF
78	DSP2	185	Data SRAM	0	512K x 32bit	0x0 – 0x7FFFF	0x0 – 0x7FFFF	0x0 – 0x7FFFF
	DSP2	186	Dual-port SRAM	0	8K x 16bit	0x80000- 0x81FFFF	0x80000- 0x81FFFF	0x80000- 0x81FFFF



Project Ref.:

Issue: 6 Page: 51

	TIMING	187	FLASH (chip 0)	0	2M x 16 bit	0x0 – 0x1FFFFF	0x0 – 0x1FFFFF	N/A
70	TIMING	188	FLASH (chip 1)	0	2M x 16 bit	0x0 – 0x1FFFFF	0x0 – 0x1FFFFF	N/A
79	TIMING	189	FLASH (chip 2)	1	2M x 16 bit	0x0 – 0x1FFFFF	0x0 – 0x1FFFFF	N/A
	TIMING	190	FLASH (chip 3)	1	2M x 16 bit	0x0 – 0x1FFFFF	0x0 – 0x1FFFFF	N/A

Table 4.4-1 Memory Management, MARSIS Payload Memory ID definition



Issue: 6

52 -

TL 16927

Page: 52 -

Depending on the memory width, the memory structure is defined as follows:

For 16 bit memory width				Data word
				2 octets
For 32 bit memory width			Most Significant Word	Least Significant Word
			2 octets	2 octets
				·
For 40 bit memory width	Not Used	Most Sign. Byte	Middle Data Word	Least Significant Word
	1 octet	1 octet	2 octets	2 octets
For 48 bit memory width	Most Signi	ficant Word	Middle Data Word	Least Significant Word
	2 00	ctets	2 octets	2 octets

Figure 4.4-1 Memory Management, Memory structure

According to [AD.1], Memory Management TCs and TMs shall be structured as described in the following.





Issue: 6

Project Ref.:

53 -

TL 16927

Page: 53 -

## Telecommand (6,2): Load Memory Using Absolute Addresses (SIS\_PATCH)

				F	PACKET	HEAD		PACKET DATA FIELD (Variable)				
Field			PACKE	T ID		_	CONTR	QUENCE	PACKET LENGTH	DATA FIELD HEADER	APPLIC. DATA	PACKET ERROR CONTROL
Subfield	Version	Туре	Data	Appli	cation	Sequen	Source	Sequence	(octets in Packet			
	Number		Field	Proce	ess ID	ceFlags	С	ount	Data Field -1)			
			Header			(one counter for each Application						
			Flag					ess ID)				
				Proc. ID	Pack. Cat.		Source Part	Sequence Part				
Content	000 <sub>b</sub>	1	1	(76 ÷79) <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	ь	(0+2 <sup>11</sup> -1) <sub>d</sub>	((16 ÷242)-1) <sub>d</sub>			
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	2 b 3 b 11 b		16 b	32 b		16 b
Wide (oct.)		•	2 B				2 B 2 B				(10+236) B	2 B

Figure 4.4-1 TC(6,2): Load Memory Using Absolute Addresses Packet

					PA	CKET	DATA FIELD (Variable)						
Field		DA	TA FIELD	HEADE	R			A	PPLICATIO	N DATA		PACK. ERR CTRL	
Subfield	PUS version Chec Ack Pack. Pack. Pad Type Subtype					Pad	1.1.0.1.1.2. 1	N <sup>(1)</sup>	Start Address <sup>(2</sup>	(Repeated Length of the Block <sup>(3)</sup>	d N Times) Data <sup>(4)</sup>		
Content	b	1	0001 <sub>b</sub>	6 <sub>d</sub>	<b>2</b> <sub>d</sub>	<b>0</b> <sub>b</sub>	(176+191) <sub>d</sub>	(1÷29) <sub>d</sub>					

 $<sup>^{(1)}</sup>$  N: number of blocks to be loaded. This field is systematically present, even in case it is equal to 1 and there is only one block.

<sup>(4)</sup> Data: data to be loaded within the block from the defined start address.



<sup>(2)</sup> **Start Address**: defines the address, of the first word to be loaded. The other words will be loaded consecutively from this start address.

<sup>(3)</sup> **Length of Block**: number of 48, 40, 32, or 16 bit words to be loaded (dependant of the memory width of the memory type). This information allows in particular to define the end of the block to be loaded, and to find the header of the next block to be loaded.



Ref: TL 16927

Project Ref.:

Issue: 6 Page: 54 -

54 -

Wide (bit)	3 b	1 b	4 b	8 b	8 b	8 b	8 b	8 b	32 b	16 b		16 b	
Wide (oct.)			4 B				1 B	1B	4 B	2 B	2 B +V.ble in 2 B	2 B	

Figure 4.4-2 TC(6,2): Load Memory Using Absolute Addresses Packet Data Field



Issue: 6

Project Ref.:

55 -

TL 16927

Page: 55 -

## Telecomand (6,5): Dump Memory Using Absolute Address (SIS\_DUMP\_TC)

				F	PACKET	HEAD		PACKET DATA FIELD (Variable)				
Field			PACKE	T ID		PACKET SEQUENCE PACKET CONTROL LENGTH				DATA FIELD HEADER	APPLIC. DATA	PACKET ERROR CONTROL
Subfield	Version Number	٠.	Data Field Header Flag			Sequen ceFlags		Sequence ount	(octets in Packet Data Field –1)			
				Proc. ID	Pack. Cat.		Source Part	Sequence Part				
Content	000 <sub>b</sub>	1	1	(76 ÷79) <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	••••ь	(0+2 <sup>11</sup> -1) <sub>d</sub>	((14 ÷242)-1) <sub>d</sub>			
Wide (bit)	3 b	3 b 1 b 1 b 7 b 4 b					2 b 3 b 11 b 16 b			32 b		16 b
Wide (oct.)			2 B	}		·	2 B 2 B				(8+236) B	2 B

Figure 4.4-3 TC(6,5): Dump Memory Using Absolute Addresses Packet

	PACKET DATA FIELD(Variable)													
Field		DA	TA FIEL	D HEA	DER			APPI	LICATION DATA		PACK. ERR			
											CTRL			
Subfield	PUS version		Ack	Pack.	Pack.	Pad	Memory ID N <sup>(1)</sup> Block (Repeated N Times)							
	k. Type Subtyp								Start	Length of the				
									Address <sup>(2)</sup>	Block <sup>(3)</sup>				
Content	••••b	1	0001ь	<b>6</b> <sub>d</sub>	5 <sub>d</sub>	<b>0</b> <sub>b</sub>	(176+191) <sub>d</sub>	(1÷39) <sub>d</sub>						
Wide (bit)	3 b	1 b	4 b	8 b	8 b	8 b	8 b	8 b	32 b	16 b	16 b			
Wide (oct.)			4	В			1 B	1B	4 B	2 B	2 B			

Figure 4.4-4 TC(6,5): Dump Memory Using Absolute Addresses Packet Data Field

<sup>(3)</sup> **Length of Block**: number of 48, 40, 32, or 16 bit words to be dumped (dependant of the memory width of the memory type). This information allows in particular to define the end of the block to be dumped, and to find the header of the next block to be dumped;



<sup>(1)</sup> N: number of blocks to be dumped. This field is systematically present, even in case it is equal to 1 and there is only one block;

<sup>(2)</sup> **Start Address**: defines the address, of the first word to be dumped. The other words will be dumped consecutively from this first address;



Issue: 6

Page: 56 -

TL 16927

56 -





Project Ref.:

Issue: 6 57 - TL 16927

Page: 57 -

## Telemetry (6,6): Memory Dump Using Absolute Address Report (SIS\_DUMP\_TM)

			S	OURCE	PACK	ET HEA	DER (48 bit)		PACKET DATA FIELD (Variable)		
Field		1	PACKE1	ΓID		_	ET SEQUENCE CONTROL	PACKET LENGTH	DATA FIELD HEADER	SOURCE DATA	
Subfield	Version Number		Data Field Header Flag	Applica Proces		Segment. Flags	Source Sequence Count (one counter for each Application Process ID)	(octets in Packet Data Field –1)			
				Proc. ID	Pack. Cat.						
Value	000 <sub>b</sub>	0	1	(76+79) <sub>d</sub>	9 <sub>d</sub>	11 <sub>b</sub>	(0+2 <sup>14</sup> -1) <sub>d</sub>	Max (4106-1) <sub>d</sub>			
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	14 b	16 b	80 b		
Wide (oct.)			2 B				2 B	2 B	10 B	Variable (Max 4096 B)	

Figure 4.4-5 TM(6,6): Memory Dump Using Absolute Addresses Report Packet

						PA	ACKET DA	TA FIELD	(Variable	·)				
Field				ATA FI	ELD HE	ADER		SOURCE DATA						
Subfield	SCET Time	PUS	Chec k.	Spare	Pack. Type	Pack. Subtype	Pad	Memory ID N <sup>(1)</sup> Block (Repeated N Tim						
	Time		Flag		туре	Subtype				Start	Length	Data <sup>(4)</sup>		
										Address <sup>(2</sup>	of the			
										)	Block <sup>(3)</sup>			
		000 <sub>b</sub>	0	0000 <sub>b</sub>	<b>6</b> <sub>d</sub>	6₄	0ь	(176÷191) <sub>d</sub>	(1÷511) <sub>d</sub>					
Wide (bit)	48 b	3 b	1 b	4 b	8 b	8 b	8 b	8 b	8 b	32 b	16 b			
Wide (oct.)					10 B			1 B	1 B	4 B	2 B	2 B +V.ble in 2 B		

(1)

<sup>(4)</sup> Data: data to be loaded within the block from the defined start address;



 $<sup>^{(1)}</sup>$  N: number of blocks to be dumped. This field is systematically present, even in case it is equal to 1 and there is only one block;

<sup>(2)</sup> **Start Address**: defines the address, of the first word to be dumped. The other words will be dumped consecutively from this first address;

<sup>(3)</sup> **Length of Block**: number of 48, 40, 32, or 16 bit words to be dumped (dependant of the memory width of the memory type). This information allows in particular to define the end of the block to be dumped, and to find the header of the next block to be dumped;



Issue: 6

58 -

TL 16927

Page: 58 -

Figure 4.4-6 TM(6,6): Memory Dump Using Absolute Addresses Report Packet Data Field



Project Ref.: Issue: 6

59 -

TL 16927

Page: 59 -

#### 4.5 SERVICE 9: TIME SYNCHRONISATION

This service handles the spacecraft time distribution on-board and instruments synchronisation.

In order to synchronise MARSIS the DMS shall send to the DES the TC time packet (using TC(9,1)) with the new calculated time. On reception of TC(9,1) the DES shall process the TC time packet and shall write the SCET value in the specific OBT register.

The TC Time Packet shall be distributed to DES only in STANDBY Mode and it shall be the first MLC received by DES after the switch-on and after the conclusion of CHECK/INIT Mode.

## Telecommand (9,1): Accept Time Update (SIS TIME UP)

				F	PACKET	HEAD	ER			PACKET DATA FIELD (Variable)			
Field			PACKE	T ID		_	CONTR	QUENCE	PACKET LENGTH	DATA FIELD HEADER	APPLIC. DATA	PACKET ERROR CONTROL	
Subfield	Version	Туре	Data	Appli		Sequen Source Sequence			(octets in Packet				
	Number		Field	Proce	ess ID	ceFlags	С	ount	Data Field –1)				
			Header										
			Flag										
				Proc. ID	Pack. Cat.		Source Part	Sequence Part					
Content	000ь	1	1	76 <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	••••	(0+2 <sup>11</sup> -1) <sub>d</sub>	(12-1) <sub>d</sub>				
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	3 b	11b	16 b	32 b		16 b	
Wide (oct.)	·		2 B				2 B		2 B	4 B	6 B	2 B	

Figure 4.5-1 TC(9,1): Accept Time Update Packet

		PACKET DATA FIELD (Variable)									
Field			DATA I	FIELD HE	ADER	APPLICATION DATA	PACKET ERROR CONTROL				
Subfield Content	PUS version	Chck. Type	Ack	Pack. Type	Pack. Subtype	Pad	On board Time at next TBP On-board time at next Time Broadcast Pulse				
	••••b	1	0001 <sub>b</sub>	9 <sub>d</sub>	<b>1</b> <sub>d</sub>	О <sub>ь</sub>					





Project Ref.:

Issue: 6 60 - TL 16927

Page: 60 -

Wide (bit)	3 b	1 b	4 b	8 b	8 b	8 b		16 b
Wide (oct.)			,	4 B			6 B	2 B

Figure 4.5-2 TC(9,1): Accept Time Update Packet Data Field



Issue: 6

61 -

TL 16927

Page: 61 -

#### 4.6 SERVICE 20: SCIENCE DATA TRANSFER

This service controls the collection of science data via the RTU.

Packet generation for Telemetry (20,3) shall follow the policy defined in §5 (Scientific Data Packetisation Strategy).

Because the definition of the Source Data field is experiment specific, the definition of the Source Data field is the subject of this section.

## Telemetry (20.3): science Report on RTU Link (SIS\_SCIENCE\_TM)

			sc	OURCE P	PACKET DATA FIELD (Variable)					
Field		I	PACKE	T ID		Ī	ET SEQUENCE CONTROL	PACKET LENGTH	DATA FIELD HEADER	SOURCE DATA
Subfield	Version	Туре	Data	Application		Segment.	Source Sequence	(octets in Packet		
	Number		Field	Proces	ss ID	Flags	Count	Data Field –1)		
			Header Flag				(single counter for each single Application Process			
				Proc. ID	Pack. Cat.		ID)			
Content	000 <sub>b</sub>	0	1	(77÷80) <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	(0+2 <sup>14</sup> -1) <sub>d</sub>	Max (4106-1) <sub>d</sub>		
Wide (bit)	3 b	1 b	1 b	7 b 4 b		2 b	14 b	16 b	80 b	
Wide (oct.)			2 B				2 B	2 B	10 B	Variable (Max 4096 B)

Figure 4.6-1 TM(20,3): Telemetry Science Report on RTU link Packet

		PACKET DATA FIELD (Variable)										
Field			D.	ATA F	IELD I	HEADEF	₹		sou	RCE DATA		
Subfield	SCET Time	PUS	Chck. Flag	Spare	Pack. Type	Pack. Subtype	Pad	1.1.0.1.1.2.2	ANCILL ARY DATA	1.1.0.1.1.2.3	SCIENTIFIC DATA	
Content		<b>0</b> <sub>b</sub>	0	0000 <sub>b</sub>	<b>20</b> <sub>d</sub>	3 <sub>d</sub>	<b>0</b> <sub>b</sub>					
Wide (bit)	48 b	3 b	1 b	4 b	8 b	8 b	8 b	Variable (256 o	r 28) x 8 b	Vari	able	
Wide (oct.)					10 B				Variab	le (Max 4096 B)		

Figure 4.6-2: TM(20,3): Telemetry Science Report on RTU link Packet Data Field





Project Ref.: Issue: 6

62 -

TL 16927

Page: 62 -



Ref: TL 16927 Project Ref.:

Issue: 6 63 - Page: 63 -

		SOURCE DATA									
					SCIENTIFIC DATA						
			ANCIL	LARY D	AUXILIARY DATA						
Field	Sc	ientific D	ata Packet I	_	Scientific Data Type		ic Data	Spare			
Subfield	SCET*	OST	OST line	Frame ID		Seq. Counter	Flags				
Wide (bit)	48 b 16 bit 96 b 16 bit			16 bit	2 b	14 b	2 b	30 b	1824 b	Variable. Max(4068 or 3840) x 8 b	
Wide (oct.)				28	В		228 B	Max (4068 B, 3840 B with AUX. DATA)			

Figure 4.6-3 TM(20,3): Telemetry Science Report on RTU link Packet Source Data Field

#### 4.6.1 Ancillary Data

## 4.6.1.1 Ancillary Data Header

#### **SCIENTIFIC DATA PACKET ID sub-fields**

- SCET\*. It is the Operative Phase start time. The first FRAME of the first Operative Mode starts at the first PRI start time after SCET\*.
- OST line #. It is the number of the OST line relevant to Scientific Data contained in the packet. The counter starts from zero.
- OST Line. It is the whole record of the OST line relevant to Scientific Data contained in the packet. The OST line contains the Operative Mode and the complete instrument settings concerning the packet Scientific Data.
- Frame ID. <u>A single TM(20,3) packet shall not contain Scientific Data acquired in two or more different Frames.</u> The Frame Identifier is the number of the Frame in which the Scientific Data contained in the packed have been acquired. <u>The counter starts from zero and it is reset for each new OST line.</u>

#### **SCIENTIFIC DATA TYPE sub-field**

Four type of Scientific Data are foreseen but <u>a single TM(20,3) packet shall not contain</u> <u>data of two or more different types.</u> The Scientific Data Type sub-field distinguishes the different ones according to the codes defined in the following table.

Code	Meaning
01 <sub>b</sub>	AIS, Calibration or Receive Only Data.





Issue: 6

64 -

TL 16927

Page: 64 -

00 <sub>b</sub>	Individual Echoes data from operative modes SS1-SS5
10 <sub>b</sub>	Acquisition Data from operative modes SS1-SS5
11 <sub>b</sub>	Tracking Data from operative modes SS1-SS5

Table 4.6-1 Science Data Type sub-field codes' definition

#### Note.

- Data Type 01 shall appear in TM(20,3) packets characterised by Process ID equals to 78<sub>d</sub>, 79<sub>d</sub> or 80<sub>d</sub>, while Data Types 00, 01 and 11 shall appear only with Process ID equals to 77<sub>d</sub> (cf. Table 3-1). As a consequence, Data Type 01 shall appear in TM(20,3) packets with three *different* Source Sequence Counters, while Data Types 00, 01 and 11 shall appear in packets with the *same* Source Sequence Counter
- Only Data Type 00 and 11 shall be acquired during the same Frame. As a consequence, TM(20,3) packets with the same values for the Frame ID and PRI # subfields but different Data Type shall appear only if the two different types are 00 and 11.

#### SCIENTIFIC DATA SOURCE SEQUENCE COUNTER sub-field

Scientific Data acquired during a single Frame can be contained in a single TM(20,3) packet TM or spread over several ones. The Source Sequence Counter specifies the order of the packets in which the Scientific Data acquired in a single Frame are subdivided; in a self standing packet, the counter shall assume the only value zero. In case of Scientific Data Types 00 and 11 acquired in the same frame, two different counters shall be considered. The counters starts form zero and they are reset for each new Frame ID value.

#### SCIENTIFIC DATA SEGMENTATION FLAGS sub-field

In case of data segmentation, this field implements packet grouping as defined in the following table.

Code	Meaning
01 <sub>b</sub>	First source packet of a group
00 <sub>b</sub>	Continuation source packet of a group
10 <sub>b</sub>	Last source packet of a group
11 <sub>b</sub>	A self standing source packet not belonging to a group

Table 4.6-2 Data Segmentation Flags field definition





Issue: 6

65 -

TL 16927

Page: 65 -

Note that packet grouping applies to packets relevant to a single Frame. <u>In case of Scientific Data Types 00 and 11 acquired in the same frame, two different grouping shall</u> be considered.

### 4.6.1.2 Auxiliary Data field

In this field there are orbital data and parameters concerning the Scientific Processed Data reported in the TM(20.3) packet. Part of these characterises the instrument setting during raw data acquisition (for both the Acquisition and the Tracking phases). Others, used during the data processing, are useful intermediate results that describe the processing flow.

In case of data segmentation, the Auxiliary Data field shall be present only within the *first* TM(20,3) packet of the corresponding Frame (note that the Ancillary Data Header shall *always* be present within each Science Data Packet). When Scientific Data Types 00 and 11 are acquired in the same frame, two different grouping shall be considered and the auxiliary data field shall be present in the first packet of both groups.

The single sets of Auxiliary Data depend on the Process ID and the Scientific data Type field values. The five different sets are described in the following table where the numerical formats used to represent the numbers are also reported. The initials 'Int' and 'Uint' stand for binary 32-bit Integer and Unsigned Integer respectively, while 'SPfloat' for binary 32-bit Single-Precision Floating-Point format, standard IEEE754/854. In this standard a number n has the following binary format:




Figure 4.6-3: IEEE 32-Bit Single-Precision Floating-Point Format.

and  $n = (-1)^{s*}(1.f_{22-0})^*2^{e-127}$ , where  $1 < 1.f_{22-0} < 2$  is a binary number and 0 < e < 255 is a binary integer number.

The meaning and the default value (if any) of the parameters appearing in the following tables are described in [AD. 11] §2.9 and §3.1.8. 'SCET\_FRAME' is the SCET of the Frame





Issue: 6

66 -

TL 16927

Page: 66 -

beginning, i.e. the left time extreme of the first PRI of the Frame; 'SCET\_PAR' is the SCET corresponding to the time of calculation of the orbital parameters.

When for a particular Operative Mode, a parameter is not foreseen (e.g. OP\_F2 parameters in a single frequency mode), the corresponding space shall be zero filled.





Project Ref.:

Issue: 6

67 -

TL 16927

Page: 67 -

### ♦ SS1 Tracking and Individual Echoes

First PRI of the Frame – Uint	32 bit
SCET_FRAME – Uint	48 bit
SCET_PERICENTER – Uint	48 bit
SCET_PAR - Uint	48 bit
H(SCET_PAR) - Spfloat	32 bit
VT(SCET_PAR) - Spfloat	32 bit
VR(SCET_PAR) - Spfloat	32 bit
$N_{\circ}$ – Uint	32 bit
ΔS_MIN - Spfloat	32 bit
NB_MIN – Uint	16 bit
M_OCOG_F1 - Spfloat	32 bit
M_OCOG_F2 - Spfloat	32 bit
Index_OCOG_F1 - Uint (1512)	16 bit
Index_OCOG_F2 - Uint (1512)	16 bit
TRK_Threshold_F1 - Spfloat	32 bit
TRK_Threshold_F2 - Spfloat	32 bit
ini_ind_TRK_Threshold_F1 - Uint (1512)	16 bit
ini_ind_TRK_Threshold_F2 - Uint (1512)	16 bit
last_ind_TRK_Threshold_F1 - Uint (1512)	16 bit
last_ind_TRK_Threshold_F2 - Uint (1512)	16 bit
ini_ind_FSRM_F1 - Uint (1512)	16 bit
ini_ind_FSRM_F2 - Uint (1512)	16 bit
last_ind_FSRM_F1 - Uint (1512)	16 bit
last_ind_FSRM_F2 - Uint (1512)	16 bit
Spare (0x0)	96 bit
ΔS(SCET_PAR) – Spfloat	32 bit
NB(SCET_PAR) - Uint	16 bit
NA_1(SCET_PAR) - Uint	16 bit
NA_2(SCET_PAR) - Uint	16 bit
a2_ini_cm_F1 - Spfloatxvi	32 bit

XVI (0x0) if the Contrast Method is not selected.





Project Ref.:

Issue: 6

Page: 68 -

TL 16927

a2_ini_cm _F2 - Spfloat <sup>I</sup>	32 bit
a2_opt_F1 - Spfloat <sup>1</sup>	32 bit
a2_opt_F2 - Spfloat <sup>I</sup>	32 bit
Ref_CA_opt_F1 - Spfloat <sup>I</sup>	32 bit
Ref_CA_opt_F1 - Spfloat <sup>I</sup>	32 bit
δt_F1 – Uint (0 in case of FSRM failure, else 1512) <sup>xvii</sup>	16 bit
$\delta t$ _F2 – Uint (0 in case of FSRM failure, else 1512) $^{\shortparallel}$	16 bit
Sf_F1 - Spfloat <sup>II</sup>	32 bit
Sf_F2 - Spfloat <sup>II</sup>	32 bit
$I\_c\_F1$ – Uint (-1 in case of threshold comparison failure, else 1512) $^{\text{II}}$	16 bit
$I_c_{F2}$ – Uint (-1 in case of threshold comparison failure, else 1512) <sup>II</sup>	16 bit
AGC_SA_for_Next_Frame_F1 - Spfloat (db)	32 bit
AGC_SA_for_Next_Frame _F2 - Spfloat (db)	32 bit
AGC_SA_Levels_Current_Frame_F1 (HW register, binary)xviii	8 bit
AGC_SA_Levels_Current_Frame _F2 (HW register, binary) <sup>III</sup>	8 bit
RX_Trig_SA _for_Next_Frame_F1 - Uint (μs)	16 bit
RX_Trig_SA _for_Next_Frame_F2 - Uint (μs)	16 bit
RX_Trig_SA_Current_Frame_F1 - Uint (HW register)xix	16 bit
RX_Trig_SA_Current_Frame _F2 - Uint (HW register) <sup>IV</sup>	16 bit
ini_ind_OCOG (1512) - Uint	16 bit
last_ind_OCOG (1512) - Uint	16 bit
OCOG_F1 - Spfloat	32 bit
OCOG_F2 - Spfloat	32 bit
A_F1 - Spfloat	32 bit
A_F2 - Spfloat	32 bit
C_LoL_F1 – Int	16 bit
C_LoL_F2 – Int	16 bit
(0x0)	16 bit
(0x0)	16 bit
(0x0)	16 bit
Maximum RE output data exp [m = 0; OP_F1; Dipole] – Uint	8 bit

 $<sup>^{</sup>m XVII}$  (0x0) if the FSR Method is not selected



 $<sup>\</sup>mathsf{XVIII}$  XXMMMDDD; XX = don't care bits, MMM = Monopole Channel bits, DDD = Dipole Channel bits.

XIX number of (1000/2.8)ns quanta.



Issue: 6

69 -

Page: 69 -

TL 16927

Maximum IM output data exp [m = 0; OP_F1; Dipole] - Uint	8 bit
Maximum RE output data exp [m = 0; OP_F2; Dipole] - Uint	8 bit
Maximum IM output data exp [m = 0; OP_F2; Dipole] - Uint	8 bit
Maximum RE output data exp [m = 0; OP_F1; Monopole] – Uint	8 bit
Maximum IM output data exp [m = 0; OP_F1; Monopole] – Uint	8 bit
Maximum RE output data exp [m = 0; OP_F2; Monopole] – Uint	8 bit
Maximum IM output data exp [m = 0; OP_F2; Monopole] – Uint	8 bit
(0x0)	8 bit
AGC_PIS_PT_Value_B1 - Spfloat (db)	32 bit
AGC_PIS_PT_Value_B2 - Spfloat (db)	32 bit
AGC_PIS_Levels_B1 - (HW register, binary) <sup>III</sup>	8 bit
AGC_PIS_Levels_B2 - (HW register, binary) <sup>III</sup>	8 bit
K_PIM – Uint	8 bit
PIS Maximum output data exp [B1]	8 bit
PIS Maximum output data exp [B2]	8 bit
Processing_PRF - Spfloat	32 bit
Total	215 bytes
Spare	13 bytes

Table 4.6-4 Auxiliary Data for SS1 TRK and Individual Echoes (Process ID 77, Science Data Type 11 and 00)





Project Ref.: Issue: 6

70 -

TL 16927

Page: 70 -

### **♦ SS2 TRACKING AND INDIVIDUAL ECHOES**

	1
First PRI of the Frame – Uint	32 bit
SCET_FRAME - Uint	48 bit
SCET_PERICENTER – Uint	48 bit
SCET_PAR - Uint	48 bit
H(SCET_PAR) - Spfloat	32 bit
VT(SCET_PAR) - Spfloat	32 bit
VR(SCET_PAR) - Spfloat	32 bit
N₀ – Uint	32 bit
ΔS_MIN – Spfloat	32 bit
NB_MIN – Uint	16 bit
M_OCOG_F1 - Spfloat	32 bit
M_OCOG_F2 - Spfloat	32 bit
Index_OCOG_F1 - Uint (1512)	16 bit
Index_OCOG_F2 - Uint (1512)	16 bit
TRK_Threshold_F1 - Spfloat	32 bit
TRK_Threshold_F2 - Spfloat	32 bit
ini_ind_TRK_Threshold_F1 - Uint (1512)	16 bit
ini_ind_TRK_Threshold_F2 - Uint (1512)	16 bit
last_ind_TRK_Threshold_F1 - Uint (1512)	16 bit
last_ind_TRK_Threshold_F2 - Uint (1512)	16 bit
ini_ind_FSRM_F1 - Uint (1512)	16 bit
ini_ind_FSRM_F2 - Uint (1512)	16 bit
last_ind_FSRM_F1 - Uint (1512)	16 bit
last_ind_FSRM_F2 - Uint (1512)	16 bit
Spare (0x0)	96 bit
ΔS(SCET_PAR) – Spfloat	32 bit
NB(SCET_PAR) - Uint	16 bit
NA_1(SCET_PAR) - Uint	16 bit
NA_2(SCET_PAR) - Uint	16 bit
a2_ini_cm_F1 - Spfloat*x	32 bit

 $<sup>^{\</sup>rm XX}$  cf. note to the same parameter in SS1.





Issue: 6

Project Ref.:

Page: 71 -

TL 16927

a2_ini_cm _F2 – Spfloat <sup>v</sup>	32 bit
a2_opt_F1 - Spfloat <sup>v</sup>	32 bit
a2_opt_F2 - Spfloat <sup>v</sup>	32 bit
Ref_CA_opt_F1 - Spfloat <sup>v</sup>	32 bit
Ref_CA_opt_F1 - Spfloat <sup>v</sup>	32 bit
δt_F1 – Uint (0 in case of FSRM failure, else 1512) <sup>V</sup>	16 bit
δt_F2 – Uint (0 in case of FSRM failure, else 1512) <sup>V</sup>	16 bit
Sf_F1 − Spfloat <sup>V</sup>	32 bit
Sf_F2 – Spfloat <sup>v</sup>	32 bit
$I_c_{F1}$ – Uint (-1 in case of threshold comparison failure, else 1512) $^{\rm v}$	16 bit
$I_c_F2$ – Uint (-1 in case of threshold comparison failure, else 1512) $^{\rm v}$	16 bit
AGC_SA_for_Next_Frame_F1 - Spfloat (db)	32 bit
AGC_SA_for_Next_Frame _F2 - Spfloat (db)	32 bit
AGC_SA_Levels_Current_Frame_F1 (HW register, binary) <sup>v</sup>	8 bit
AGC_SA_Levels_Current_Frame _F2 (HW register, binary) v	8 bit
RX_Trig_SA _for_Next_Frame_F1 - Uint (μs)	16 bit
RX_Trig_SA _for_Next_Frame_F2 - Uint (μs)	16 bit
RX_Trig_SA_progr_F1 - Uint (HW register) <sup>v</sup>	16 bit
RX_Trig_SA_progr_F2 – Uint (HW register) <sup>v</sup>	16 bit
ini_ind_OCOG (1512) - Uint	16 bit
last_ind_OCOG (1512) - Uint	16 bit
OCOG_F1 - Spfloat	32 bit
OCOG_F2 - Spfloat	32 bit
A_F1 - Spfloat	32 bit
A_F2 - Spfloat	32 bit
C_LoL_F1 - Int	16 bit
C_LoL_F2 - Int	16 bit
SS2_DCEX_1 - Uint	16 bit
SS2_DCEX_2 - Uint	16 bit
SS2_DCEX_3 - Uint	16 bit
(0x0)	8 bit
(0x0)	8 bit
(0x0)	8 bit
(0x0)	8 bit





Ref: TL 16927 Project Ref.:

Issue: 6 Page: 72 -

(0.0)	
(0x0)	8 bit
AGC_PIS_PT_Value_B1 - Spfloat (db)	32 bit
AGC_PIS_PT_Value_B2 - Spfloat (db)	32 bit
AGC_PIS_Levels_B1 - (HW register, binary) <sup>v</sup>	8 bit
AGC_PIS_Levels_B2 - (HW register, binary) <sup>v</sup>	8 bit
K_PIM – Uint	8 bit
PIS Maximum output data exp [B1]	8 bit
PIS Maximum output data exp [B2]	8 bit
Processing_PRF - Spfloat	32 bit
Total	215 bytes
Spare	13 bytes

Table 4.6-5 Auxiliary Data for SS2 TRK and Individual Echoes (Process ID 77, Science Data Type 11 and 00)





Issue: 6

73 -

TL 16927

Page: 73 -

### ♦ SS3 Tracking and Individual Echoes

First PRI of the Frame – Uint	32 bit
SCET_FRAME - Uint	48 bit
SCET_PERICENTER - Uint	48 bit
SCET_PAR – Uint	48 bit
H(SCET_PAR) - Spfloat	32 bit
VT(SCET_PAR) - Spfloat	32 bit
VR(SCET_PAR) - Spfloat	32 bit
N <sub>o</sub> – Uint	32 bit
ΔS_MIN – Spfloat	32 bit
NB_MIN – Uint	16 bit
M_OCOG_F1 - Spfloat	32 bit
M_OCOG_F2 - Spfloat	32 bit
Index_OCOG_F1 - Uint (1512)	16 bit
Index_OCOG_F2 - Uint (1512)	16 bit
TRK_Threshold_F1 - Spfloat	32 bit
TRK_Threshold_F2 - Spfloat	32 bit
ini_ind_TRK_Threshold_F1 - Uint (1512)	16 bit
ini_ind_TRK_Threshold_F2 - Uint (1512)	16 bit
last_ind_TRK_Threshold_F1 - Uint (1512)	16 bit
last_ind_TRK_Threshold_F2 - Uint (1512)	16 bit
ini_ind_FSRM_F1 - Uint (1512)	16 bit
ini_ind_FSRM_F2 - Uint (1512)	16 bit
last_ind_FSRM_F1 - Uint (1512)	16 bit
last_ind_FSRM_F2 - Uint (1512)	16 bit
Spare (0x0)	96 bit
ΔS(SCET_PAR) – Spfloat	32 bit
NB(SCET_PAR) - Uint	16 bit
NA_1(SCET_PAR) - Uint	16 bit
NA_2(SCET_PAR) - Uint	16 bit
a2_ini_cm_F1 - Spfloat <sup>xxt</sup>	32 bit

XXI cf. note to the same parameter in SS1.





Project Ref.:

Issue: 6

74 -

TL 16927

Page:	74	-
-------	----	---

	l I
a2_ini_cm_F2 - Spfloat <sup>VI</sup>	32 bit
a2_opt_F1 - Spfloat <sup>v1</sup>	32 bit
a2_opt_F2 - Spfloat <sup>vt</sup>	32 bit
Ref_CA_opt_F1 - Spfloat <sup>vI</sup>	32 bit
Ref_CA_opt_F1 - Spfloat <sup>vI</sup>	32 bit
$\delta t_F1$ – Uint (0 in case of FSRM failure, else 1512) $^{VI}$	16 bit
$\delta t_F2$ – Uint (0 in case of FSRM failure, else 1512) $^{ m VI}$	16 bit
Sf_F1 - Spfloat <sup>VI</sup>	32 bit
Sf_F2 - Spfloat <sup>VI</sup>	32 bit
I_c_F1 - Uint (-1 in case of threshold comparison failure, else 1512) <sup>VI</sup>	16 bit
I_c_F2 - Uint (-1 in case of threshold comparison failure, else 1512) <sup>VI</sup>	16 bit
AGC_SA_for_Next_Frame_F1 - Spfloat (db)	32 bit
AGC_SA_for_Next_Frame _F2 - Spfloat (db)	32 bit
AGC_SA_Levels_Current_Frame_F1 (HW register, binary) <sup>vI</sup>	8 bit
AGC_SA_Levels_Current_Frame _F2 (HW register, binary) <sup>vi</sup>	8 bit
RX_Trig_SA _for_Next_Frame_F1 - Uint (μs)	16 bit
RX_Trig_SA _for_Next_Frame_F2 - Uint (μs)	16 bit
RX_Trig_SA_progr_F1 –Uint (HW register) <sup>VI</sup>	16 bit
RX_Trig_SA_progr_F2 –Uint (HW register) <sup>VI</sup>	16 bit
ini_ind_OCOG (1512) – Uint	16 bit
last_ind_OCOG (1512) - Uint	16 bit
OCOG_F1 - Spfloat	32 bit
OCOG_F2 - Spfloat	32 bit
A_F1 - Spfloat	32 bit
A_F2 - Spfloat	32 bit
C_LoL_F1 - Int	16 bit
C_LoL_F2 – Int	16 bit
(0x0)	16 bit
(0x0)	16 bit
(0x0)	16 bit
Maximum RE output data exp [m = -1; OP_F1; Dipole] – Uint	8 bit
Maximum IM output data exp [m = -1; OP_F1; Dipole] – Uint	8 bit
Maximum RE output data exp [m = 0; OP_F1; Dipole] - Uint	8 bit
Maximum IM output data exp [m = 0; OP_F1; Dipole] – Uint	8 bit





Issue: 6 Page: 75 -

TL 16927

Maximum RE output data exp [m = 1; OP_F1; Dipole] – Uint	8 bit
Maximum IM output data exp [m = 1; OP_F1; Dipole] - Uint	8 bit
Maximum RE output data exp [m = -1; OP_F2; Dipole] – Uint	8 bit
Maximum IM output data exp [m = -1; OP_F2; Dipole] – Uint	8 bit
Maximum RE output data exp [m = 0; OP_F2; Dipole] – Uint	8 bit
Maximum IM output data exp [m = 0; OP_F2; Dipole] – Uint	8 bit
Maximum RE output data exp [m = 1; OP_F2; Dipole] – Uint	8 bit
Maximum IM output data exp [m = 1; OP_F2; Dipole] - Uint	8 bit
(0x0)	8 bit
AGC_PIS_PT_Value_B1 - Spfloat (db)	32 bit
AGC_PIS_PT_Value_B2 - Spfloat (db)	32 bit
AGC_PIS_Levels_B1 - (HW register, binary) <sup>VI</sup>	8 bit
AGC_PIS_Levels_B2 - (HW register, binary) <sup>VI</sup>	8 bit
K_PIM – Uint	8 bit
PIS Maximum output data exp [B1]	8 bit
PIS Maximum output data exp [B2]	8 bit
Processing_PRF - Spfloat	32 bit
Total	215 bytes
Spare	13 bytes

Table 4.6-6 Auxiliary Data for SS3 TRK and Individual Echoes (Process ID 77, Science Data Type 11 and 00)





Project Ref.:

Issue: 6

TL 16927

Page: 76 -

76 -

### ♦ SS4 Tracking and Individual Echoes

First PRI of the Frame – Uint	32 bit
SCET_FRAME – Uint	48 bit
SCET_PERICENTER – Uint	48 bit
SCET_PAR – Uint	48 bit
H(SCET_PAR) – Spfloat	32 bit
VT(SCET_PAR) - Spfloat	32 bit
VR(SCET_PAR) - Spfloat	32 bit
N₀ – Uint	32 bit
ΔS_MIN - Spfloat	32 bit
NB_MIN – Uint	16 bit
M_OCOG_F1 - Spfloat	32 bit
(0x0)	32 bit
Index_OCOG_F1 - Uint (1512)	16 bit
(0x0)	16 bit
TRK_Threshold_F1 - Spfloat	32 bit
(0x0)	32 bit
ini_ind_TRK_Threshold_F1 - Uint (1512)	16 bit
(0x0)	16 bit
last_ind_TRK_Threshold_F1 - Uint (1512)	16 bit
(0x0)	16 bit
ini_ind_FSRM_F1 - Uint (1512)	16 bit
(0x0)	16 bit
last_ind_FSRM_F1 - Uint (1512)	16 bit
(0x0)	16 bit
Spare (0x0)	96 bit
ΔS(SCET_PAR) – Spfloat	32 bit
NB(SCET_PAR) - Uint	16 bit
NA_1(SCET_PAR) - Uint	16 bit
NA DSP2 = NA_1	16 bit
a2_ini_cm_F1 - Spfloat <sup>xx</sup>	32 bit

XXII cf. note to the same parameter in SS1.





Project Ref.: Issue: 6

77 -

TL 16927

Page: 77 -

(0,0)	an hit
(0x0)	32 bit
a2_opt_F1 - Spfloat <sup>VIII</sup>	32 bit
(0x0)	32 bit
Ref_CA_opt_F1 - Spfloat <sup>vIII</sup>	32 bit
(0x0)	32 bit
δt_F1 – Uint (0 in case of FSRM failure, else 1512) VIII	16 bit
(0x0)	16 bit
Sf_F1 – Spfloat <sup>VIII</sup>	32 bit
(0x0)	32 bit
I_c_F1 − Uint (-1 in case of threshold comparison failure, else 1512) <sup>VIII</sup>	16 bit
(0x0)	16 bit
AGC_SA_for_Next_Frame_F1 - Spfloat (db)	32 bit
(0x0)	32 bit
AGC_SA_Levels_Current_Frame_F1 (HW register, binary) <sup>VIII</sup>	8 bit
(0x0)	8 bit
RX_Trig_SA _for_Next_Frame_F1 - Uint (μs)	16 bit
(0x0)	16 bit
RX_Trig_SA_progr_F1 – Uint (HW register) VIII	16 bit
(0x0)	16 bit
ini_ind_OCOG (1512) - Uint	16 bit
last_ind_OCOG (1512) - Uint	16 bit
OCOG_F1 - Spfloat	32 bit
(0x0)	32 bit
A_F1 - Spfloat	32 bit
(0x0)	32 bit
C_LoL_F1 – Int	16 bit
(0x0)	16 bit
Maximum RE output data exp [m = -2; OP_F1; Dipole] – Uint	8 bit
Maximum IM output data exp [m = -2; OP_F1; Dipole] – Uint	8 bit
Maximum RE output data exp [m = -1; OP_F1; Dipole] – Uint	8 bit
Maximum IM output data exp [m = -1; OP_F1; Dipole] – Uint	8 bit





Issue: 6

Project Ref.:

Page: 78 -

TL 16927

Maximum RE output data exp [m = 0; OP_F1; Dipole] - Uint	8 bit
Maximum IM output data exp [m = 0; OP_F1; Dipole] - Uint	8 bit
Maximum RE output data exp [m = 1; OP_F1; Dipole] – Uint	8 bit
Maximum IM output data exp [m = 1; OP_F1; Dipole] - Uint	8 bit
Maximum RE output data exp [m = 2; OP_F1; Dipole] – Uint	8 bit
Maximum IM output data exp [m = 2; OP_F1; Dipole] - Uint	8 bit
Maximum RE output data exp [m = -2; OP_F1; Monopole] – Uint	8 bit
Maximum IM output data exp [m = -2; OP_F1; Monopole] – Uint	8 bit
Maximum RE output data exp [m = -1; OP_F1; Monopole] – Uint	8 bit
Maximum IM output data exp [m = -1; OP_F1; Monopole] – Uint	8 bit
Maximum RE output data exp [m = 0; OP_F1; Monopole] – Uint	8 bit
Maximum IM output data exp [m = 0; OP_F1; Monopole] – Uint	8 bit
Maximum RE output data exp [m = 1; OP_F1; Monopole] - Uint	8 bit
Maximum IM output data exp [m = 1; OP_F1; Monopole] – Uint	8 bit
Maximum RE output data exp [m = 2; OP_F1; Monopole] – Uint	8 bit
Maximum IM output data exp [m = 2; OP_F1; Monopole] - Uint	8 bit
AGC_PIS_PT_Value_B1 - Spfloat (db)	32 bit
AGC_PIS_PT_Value_B2 - Spfloat (db)	32 bit
AGC_PIS_Levels_B1 - (HW register, binary)VIII	8 bit
AGC_PIS_Levels_B2 - (HW register, binary)VIII	8 bit
K_PIM – Uint	8 bit
PIS Maximum output data exp [B1]	8 bit
PIS Maximum output data exp [B2]	8 bit
Processing_PRF - Spfloat	32 bit
Total	215 bytes
Spare	13 bytes

Table 4.6-7 Auxiliary Data for SS4 TRK and Individual Echoes (Process ID 77, Science Data Type 11 and 00)





Issue: 6

79 -

TL 16927

Page: 79 -

### ♦ SS5 Tracking and Individual Echoes

32 bit
48 bit
48 bit
48 bit
32 bit
16 bit
32 bit
32 bit
16 bit
16 bit
32 bit
32 bit
16 bit
96 bit
32 bit
16 bit
16 bit
16 bit
32 bit

XXIII cf. note to the same parameter in SS1.





Project Ref.:

Issue: 6

Page: 80 -

TL 16927

1 (2.3)	l
(0x0)	32 bit
a2_opt_F1 - Spfloat <sup>VIII</sup>	32 bit
(0x0)	32 bit
Ref_CA_opt_F1 - Spfloat	32 bit
(0x0)	32 bit
δt_F1 – Uint (0 in case of FSRM failure, else 1512) <sup>VIII</sup>	16 bit
(0x0)	16 bit
Sf_F1 - Spfloat <sup>VIII</sup>	32 bit
(0x0)	32 bit
I_c_F1 - Uint (-1 in case of threshold comparison failure, else 1512) <sup>VIII</sup>	16 bit
(0x0)	16 bit
AGC_SA_for_Next_Frame_F1 - Spfloat (db)	32 bit
(0x0)	32 bit
AGC_SA_Levels_Current_Frame_F1 (HW register, binary)VIII	8 bit
(0x0)	8 bit
RX_Trig_SA _for_Next_Frame_F1 - Uint (μs)	16 bit
(0x0)	16 bit
RX_Trig_SA_progr_F1 – Uint (HW register) <sup>VIII</sup>	16 bit
(0x0)	16 bit
ini_ind_OCOG (1512) - Uint	16 bit
last_ind_OCOG (1512) - Uint	16 bit
OCOG_F1 - Spfloat	32 bit
(0x0)	32 bit
A_F1 -Spfloat	32 bit
(0x0)	32 bit
C_LoL_F1 – Int	16 bit
(0x0)	16 bit
Maximum RE output data exp [m = -1; OP_F1; Dipole] – Uint	8 bit
Maximum IM output data exp [m = -1; OP_F1; Dipole] – Uint	8 bit
Maximum RE output data exp [m = 0; OP_F1; Dipole] – Uint	8 bit
Maximum IM output data exp [m = 0; OP_F1; Dipole] – Uint	8 bit





Project Ref.:

Issue: 6 Page: 81 -

TL 16927

Maximum RE output data exp [m = 1; OP_F1; Dipole] – Uint	8 bit
Maximum IM output data exp [m = 1; OP_F1; Dipole] – Uint	8 bit
Maximum RE output data exp [m = -1; OP_F1; Monopole] – Uint	8 bit
Maximum IM output data exp [m = -1; OP_F1; Monopole] - Uint	8 bit
Maximum RE output data exp [m = 0; OP_F1; Monopole] – Uint	8 bit
Maximum IM output data exp [m = 0; OP F1; Monopole] – Uint	8 bit
Maximum RE output data exp [m = 1; OP_F1; Monopole] – Uint	8 bit
Maximum IM output data exp [m = 1; OP_F1; Monopole] – Uint	8 bit
(0x0)	8 bit
AGC_PIS_PT_Value_B1 - Spfloat (db)	32 bit
AGC_PIS_PT_Value_B2 - Spfloat (db)	32 bit
AGC_PIS_Levels_B1 − (HW register, binary) <sup>VIII</sup>	8 bit
AGC_PIS_Levels_B2 - (HW register, binary)VIII	8 bit
K_PIM – Uint	8 bit
PIS Maximum output data exp [B1]	8 bit
PIS Maximum output data exp [B2]	8 bit
Processing_PRF - Spfloat	32 bit
Total	215 bytes
Spare	13 bytes

Table 4.6-8 Auxiliary Data for SS5 TRK and Individual Echoes (Process ID 77, Science Data Type 11 and 00)





Project Ref.: Issue: 6

82 -

TL 16927

Page: 82 -

### ♦ Auxiliary Data for Active Ionospheric Sounding

First PRI of the Frame – Uint	32 bit
SCET_FRAME - Uint	48 bit
SCET_PERICENTER – Uint	48 bit
SCET_PAR – Uint	48 bit
H(SCET_PAR) – Spfloat	32 bit
VT(SCET_PAR) - Spfloat	32 bit
VR(SCET_PAR) - Spfloat	32 bit
N₀ – Uint	32 bit
ΔS_MIN - Spfloat	32 bit
NB_MIN – Uint	16 bit
ah0 - Spfloat	32 bit
ah2 - Spfloat	32 bit
ah4 – Spfloat	32 bit
ah6 – Spfloat	32 bit
ar1 - Spfloat	32 bit
ar3 – Spfloat	32 bit
ar5 – Spfloat	32 bit
ar7 – Spfloat	32 bit
at0 - Spfloat	32 bit
at2 - Spfloat	32 bit
at4 - Spfloat	32 bit
at6 - Spfloat	32 bit
ΔS(SCET_PAR) – Spfloat	32 bit
NB (160 dec) – Uint	16 bit
AGC_AIS (last PRI of current frame) – Spfloat (db)	32 bit
AGC_AIS_Level (last PRI of current frame) – (HW register, binary)****	8 bit
RX_Trig_AIS – Uint (μs)	16 bit
RX_Trig_AIS_progr — Uint (HW register)***	16 bit

 $^{XXIV}$  XXMMMDDD; XX = don't care bits, MMM = Monopole Channel bits, DDD = Dipole Channel bits  $^{XXV}$  number of (1000/2.8)ns quanta





Issue: 6

83 -

TL 16927

Page: 83 -

AIS Maximum output data exp – Uint	8 bit
ah1 – Spfloat	32 bit
ah3 – Spfloat	32 bit
ah5 – Spfloat	32 bit
ah7 – Spfloat	32 bit
ar0 – Spfloat	32 bit
ar2 – Spfloat	32 bit
ar4 – Spfloat	32 bit
ar6 – Spfloat	32 bit
at1 - Spfloat	32 bit
at3 – Spfloat	32 bit
at5 – Spfloat	32 bit
at7 – Spfloat	32 bit
Total	156 bytes
Spare	72 bytes

Table 4.6-9: Auxiliary Data for Active Ionospheric Sounding (Process ID 78, Science Data Type 01)





Issue: 6

84 -

TL 16927

Page: 84 -

### **♦** Auxiliary Data for Calibration

First PRI of the Frame – Uint   32 bit		
SCET_PERICENTER – Uint 48 bit  SCET_PAR – Uint 48 bit  H(SCET_PAR) – Spfloat 32 bit  VT(SCET_PAR) – Spfloat 32 bit  VR(SCET_PAR) – Spfloat 32 bit  N <sub>o</sub> – Uint 32 bit  N <sub>o</sub> – Uint 16 bit  AS_MIN – Spfloat 32 bit  NB_MIN – Uint 16 bit  ah0 – Spfloat 32 bit  ah2 – Spfloat 32 bit  ah4 – Spfloat 32 bit  ah6 – Spfloat 32 bit  ar1 – Spfloat 32 bit  ar3 – Spfloat 32 bit  ar5 – Spfloat 32 bit  at0 – Spfloat 32 bit  at0 – Spfloat 32 bit  ar5 – Spfloat 32 bit  ar5 – Spfloat 32 bit  ar5 – Spfloat 32 bit  ar6 – Spfloat 32 bit  at0 – Spfloat 32 bit  AS(SCET_PAR) – Spfloat 32 bit  AS(SCET_	First PRI of the Frame – Uint	32 bit
SCET_PAR – Uint         48 bit           H(SCET_PAR) – Spfloat         32 bit           VT(SCET_PAR) – Spfloat         32 bit           VR(SCET_PAR) – Spfloat         32 bit           N₀ – Uint         32 bit           AS_MIN – Spfloat         32 bit           NB_MIN – Uint         16 bit           ah0 – Spfloat         32 bit           ah2 – Spfloat         32 bit           ah4 – Spfloat         32 bit           ar1 – Spfloat         32 bit           ar3 – Spfloat         32 bit           ar5 – Spfloat         32 bit           ar7 – Spfloat         32 bit           at0 – Spfloat         32 bit           at2 – Spfloat         32 bit           at4 – Spfloat         32 bit           at4 – Spfloat         32 bit           AS(SCET_PAR) – Spfloat         32 bit           AS(SCET_PAR) – Spfloat         32 bit           AGC_CAL_PT_Value – Spfloat (db)         32 bit           AGC_CAL_Level – (HW register, binary)*****         8 bit           RX_Trig_CAL_comp – Uint (µs)         16 bit           RX_Trig_CAL_progr – Uint (HW register)****         16 bit	SCET_FRAME - Uint	48 bit
H(SCET_PAR) – Spfloat  VT(SCET_PAR) – Spfloat  32 bit  VR(SCET_PAR) – Spfloat  32 bit  N₀ – Uint  32 bit  ΔS_MIN – Spfloat  32 bit  NB_MIN – Uint  32 bit  33 bit  Ah0 – Spfloat  32 bit  34 bit  35 bit  36 bit  37 bit  38 bit  39 bit  30 bit  31 bit  31 bit  32 bit  32 bit  33 bit  34 bit  44 – Spfloat  45 bit  47 – Spfloat  47 – Spfloat  47 – Spfloat  47 – Spfloat  48 bit  47 – Spfloat  48 bit  48 – Spfloat  49 bit  40 – Spfloat  41 bit  41 – Spfloat  42 bit  43 bit  44 – Spfloat  45 bit  46 – Spfloat  47 – Spfloat  48 bit  48 – Spfloat  48 – Spfloat  49 bit  40 – Spfloat  41 – Spfloat  42 bit  43 bit  44 – Spfloat  45 bit  46 – Spfloat  47 – Spfloat  48 bit  48 – Spfloat  49 bit  48 – Spfloat  49 bit  40 – Spfloat  40 – Spfloat  40 – Spfloat  41 – Spfloat  42 bit  43 bit  44 – Spfloat  45 bit  46 – Spfloat  47 – Spfloat  48 bit  48 – Spfloat (db)  49 bit  49 bit  40 – Spfloat (db)  40 – Spf	SCET_PERICENTER – Uint	48 bit
VT(SCET_PAR) – Spfloat         32 bit           VR(SCET_PAR) – Spfloat         32 bit           N₀ – Uint         32 bit           ΔS_MIN – Spfloat         32 bit           NB_MIN – Uint         16 bit           ah0 – Spfloat         32 bit           ah2 – Spfloat         32 bit           ah4 – Spfloat         32 bit           ar1 – Spfloat         32 bit           ar3 – Spfloat         32 bit           ar5 – Spfloat         32 bit           ar7 – Spfloat         32 bit           at0 – Spfloat         32 bit           at2 – Spfloat         32 bit           at3 – Spfloat         32 bit           ar5 – Spfloat         32 bit           at6 – Spfloat         32 bit           at7 – Spfloat         32 bit           at6 – Spfloat         32 bit           at7 – S	SCET_PAR - Uint	48 bit
$VR(SCET\_PAR) - Spfloat$ $N_{\circ} - Uint$ $32 \ bit$ $\Delta S\_MIN - Spfloat$ $32 \ bit$ $NB\_MIN - Uint$ $32 \ bit$ $32 \ bit$ $32 \ bit$ $340 - Spfloat$ $32 \ bit$ $344 - Spfloat$ $32 \ bit$ $346 - Spfloat$ $32 \ bit$ $32 \ bit$ $33 - Spfloat$ $34 \ bit$ $347 - Spfloat$ $47 - Spfloat$ $410 - Sp$	H(SCET_PAR) – Spfloat	32 bit
N₀ – Uint  ΔS_MIN – Spfloat  32 bit  NB_MIN – Uint  16 bit  ah0 – Spfloat  32 bit  ah2 – Spfloat  32 bit  ah4 – Spfloat  32 bit  ah6 – Spfloat  32 bit  ar1 – Spfloat  32 bit  ar3 – Spfloat  32 bit  ar5 – Spfloat  32 bit  ar7 – Spfloat  32 bit  32 bit  32 bit  33 bit  34 bit  35 – Spfloat  36 bit  37 – Spfloat  38 bit  39 bit  30 bit  31 bit  32 bit  32 bit  33 bit  34 – Spfloat  35 bit  36 – Spfloat  37 – Spfloat  38 bit  39 bit  40 – Spfloat  41 – Spfloat  42 – Spfloat  43 bit  44 – Spfloat  45 bit  46 – Spfloat  46 – Spfloat  47 – Spfloat  48 bit  AGC_CAL_PT_Value – Spfloat (db)  48 bit  AGC_CAL_Level – (HW register, binary)  AGC_CAL_progr – Uint (μs)  46 bit  AC_Trig_CAL_comp – Uint (μs)  16 bit  AC_Trig_CAL_progr – Uint (HW register)	VT(SCET_PAR) - Spfloat	32 bit
AS_MIN - Spfloat  NB_MIN - Uint  16 bit  ah0 - Spfloat  32 bit  ah2 - Spfloat  32 bit  ah4 - Spfloat  32 bit  ah6 - Spfloat  32 bit  ar1 - Spfloat  32 bit  ar3 - Spfloat  32 bit  ar5 - Spfloat  32 bit  ar7 - Spfloat  32 bit  32 bit  ar7 - Spfloat  32 bit  32 bit  33 bit  34 bit  35 bit  36 - Spfloat  37 bit  38 bit  39 bit  30 bit  31 bit  32 bit  33 bit  34 bit  45 - Spfloat  47 - Spfloat  48 bit  48 - Spfloat  49 bit  AS(SCET_PAR) - Spfloat  30 bit  AS(SCET_PAR) - Spfloat  AS(SC	VR(SCET_PAR) - Spfloat	32 bit
NB_MIN – Uint       16 bit         ah0 – Spfloat       32 bit         ah2 – Spfloat       32 bit         ah4 – Spfloat       32 bit         ah6 – Spfloat       32 bit         ar1 – Spfloat       32 bit         ar3 – Spfloat       32 bit         ar7 – Spfloat       32 bit         at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         at6 – Spfloat       32 bit         AS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary)       8 bit         RX_Trig_CAL_comp – Uint (µs)       16 bit         RX_Trig_CAL_progr – Uint (HW register)       16 bit	N₀ – Uint	32 bit
ah0 – Spfloat       32 bit         ah2 – Spfloat       32 bit         ah4 – Spfloat       32 bit         ah6 – Spfloat       32 bit         ar1 – Spfloat       32 bit         ar3 – Spfloat       32 bit         ar5 – Spfloat       32 bit         at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         at6 – Spfloat       32 bit         AS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary)       8 bit         RX_Trig_CAL_comp – Uint (µs)       16 bit         RX_Trig_CAL_progr – Uint (HW register)       16 bit	ΔS_MIN - Spfloat	32 bit
ah2 – Spfloat       32 bit         ah4 – Spfloat       32 bit         ah6 – Spfloat       32 bit         ar1 – Spfloat       32 bit         ar3 – Spfloat       32 bit         ar5 – Spfloat       32 bit         at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         at6 – Spfloat       32 bit         ΔS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary)*XVII       8 bit         RX_Trig_CAL_comp – Uint (µs)       16 bit         RX_Trig_CAL_progr – Uint (HW register)*XVIII       16 bit	NB_MIN – Uint	16 bit
ah4 – Spfloat       32 bit         ah6 – Spfloat       32 bit         ar1 – Spfloat       32 bit         ar3 – Spfloat       32 bit         ar5 – Spfloat       32 bit         ar7 – Spfloat       32 bit         at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         AS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary)       8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register)       16 bit	ah0 – Spfloat	32 bit
ah6 – Spfloat       32 bit         ar1 – Spfloat       32 bit         ar3 – Spfloat       32 bit         ar5 – Spfloat       32 bit         ar7 – Spfloat       32 bit         at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         AS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary)       8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register)       16 bit	ah2 – Spfloat	32 bit
ar1 – Spfloat       32 bit         ar3 – Spfloat       32 bit         ar5 – Spfloat       32 bit         ar7 – Spfloat       32 bit         at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         AS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary) XXVII       8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register) XXVIII       16 bit	ah4 – Spfloat	32 bit
ar3 – Spfloat       32 bit         ar5 – Spfloat       32 bit         ar7 – Spfloat       32 bit         at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         ΔS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary)       8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register)       16 bit	ah6 – Spfloat	32 bit
ar5 – Spfloat       32 bit         ar7 – Spfloat       32 bit         at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         ΔS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary)**XVII       8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register)**XVIII       16 bit	ar1 – Spfloat	32 bit
ar7 – Spfloat       32 bit         at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         ΔS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary)****       8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register)****       16 bit	ar3 – Spfloat	32 bit
at0 – Spfloat       32 bit         at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         ΔS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary) <sup>xxvi</sup> 8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register) <sup>xxvii</sup> 16 bit	ar5 – Spfloat	32 bit
at2 – Spfloat       32 bit         at4 – Spfloat       32 bit         at6 – Spfloat       32 bit         ΔS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary) <sup>xxvi</sup> 8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register) <sup>xxvii</sup> 16 bit	ar7 – Spfloat	32 bit
at4 – Spfloat       32 bit         at6 – Spfloat       32 bit         ΔS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary) <sup>xxvi</sup> 8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register) <sup>xxvii</sup> 16 bit	at0 – Spfloat	32 bit
at6 – Spfloat       32 bit         ΔS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary)***       8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register)***       16 bit	at2 – Spfloat	32 bit
ΔS(SCET_PAR) – Spfloat       32 bit         NB (160 dec) – Uint       16 bit         AGC_CAL_PT_Value – Spfloat (db)       32 bit         AGC_CAL_Level – (HW register, binary) <sup>xxvi</sup> 8 bit         RX_Trig_CAL_comp – Uint (μs)       16 bit         RX_Trig_CAL_progr – Uint (HW register) <sup>xxvii</sup> 16 bit	at4 – Spfloat	32 bit
NB (160 dec) – Uint  AGC_CAL_PT_Value – Spfloat (db)  32 bit  AGC_CAL_Level – (HW register, binary) <sup>xxvi</sup> 8 bit  RX_Trig_CAL_comp – Uint (μs)  16 bit  RX_Trig_CAL_progr – Uint (HW register) <sup>xxvii</sup> 16 bit	at6 – Spfloat	32 bit
AGC_CAL_PT_Value - Spfloat (db)  AGC_CAL_Level - (HW register, binary) <sup>xxvi</sup> 8 bit  RX_Trig_CAL_comp - Uint (μs)  16 bit  RX_Trig_CAL_progr - Uint (HW register) <sup>xxvii</sup> 16 bit	ΔS(SCET_PAR) - Spfloat	32 bit
AGC_CAL_Level – (HW register, binary) <sup>xxvi</sup> 8 bit  RX_Trig_CAL_comp – Uint (μs) 16 bit  RX_Trig_CAL_progr – Uint (HW register) <sup>xxvii</sup> 16 bit	NB (160 dec) – Uint	16 bit
RX_Trig_CAL_comp – Uint (μs)  RX_Trig_CAL_progr – Uint (HW register) <sup>xxvII</sup> 16 bit	AGC_CAL_PT_Value - Spfloat (db)	32 bit
RX_Trig_CAL_progr – Uint (HW register) <sup>xxvii</sup> 16 bit	AGC_CAL_Level – (HW register, binary)***	8 bit
	RX_Trig_CAL_comp – Uint (μs)	16 bit
SPARE (0x0)	RX_Trig_CAL_progr - Uint (HW register) xxvIII	16 bit
OF ALL (OA)	SPARE (0x0)	8 bit

XXVIXXMMMDDD; XX = don't care bits, MMM = Monopole Channel bits, DDD = Dipole Channel bits XXVII number of (1000/2.8)ns quanta





Issue: 6

85 -

TL 16927

Page: 85 -

ah1 Coffeet	32 bit
ah1 – Spfloat	32 DIL
ah3 – Spfloat	32 bit
ah5 – Spfloat	32 bit
ah7 – Spfloat	32 bit
ar0 – Spfloat	32 bit
ar2 – Spfloat	32 bit
ar4 – Spfloat	32 bit
ar6 – Spfloat	32 bit
at1 - Spfloat	32 bit
at3 – Spfloat	32 bit
at5 – Spfloat	32 bit
at7 – Spfloat	32 bit
Total	155 bytes
Spare	73 bytes

Table 4.6-10: Auxiliary Data for Calibration (Process ID 79, Science data Type 01)





Issue: 6

Page: 86 -

TL 16927

86 -

### ♦ Auxiliary Data for Receive Only

First PRI of the Frame – Uint	32 bit
SCET_FRAME - Uint	48 bit
SCET_PERICENTER – Uint	48 bit
SCET_PAR – Uint	48 bit
H(SCET_PAR) - Spfloat	32 bit
VT(SCET_PAR) - Spfloat	32 bit
VR(SCET_PAR) - Spfloat	32 bit
N <sub>0</sub> – Uint	32 bit
NB_MIN – Uint	16 bit
NB_MIN – Uint	32 bit
ah0 - Spfloat	32 bit
ah2 – Spfloat	32 bit
ah4 – Spfloat	32 bit
ah6 – Spfloat	32 bit
ar1 – Spfloat	32 bit
ar3 – Spfloat	32 bit
ar5 – Spfloat	32 bit
ar7 – Spfloat	32 bit
at0 – Spfloat	32 bit
at2 – Spfloat	32 bit
at4 – Spfloat	32 bit
at6 – Spfloat	32 bit
ΔS(SCET_PAR) - Spfloat	32 bit
NB(160 dec) – Uint	16 bit
AGC_RO_PT_Value - Spfloat (db)	32 bit
AGC_RO_Level – (HW register, binary) XXVIII	8 bit
RX_Trig_RO_comp – Uint (μs)	16 bit
RX_Trig_RO_progr – Uint (HW register) xxxx	16 bit
SPARE (0x0)	8 bit

XXVIII XXMMMDDD; XX = don't care bits, MMM = Monopole Channel bits, DDD = Dipole Channel bits XXIX number of (1000/2.8)ns quanta





Issue: 6

87 -

TL 16927

Page: 87 -

ah1 – Spfloat	32 bit
ah3 – Spfloat	32 bit
ah5 – Spfloat	32 bit
ah7 – Spfloat	32 bit
ar0 - Spfloat	32 bit
ar2 - Spfloat	32 bit
ar4 - Spfloat	32 bit
ar6 - Spfloat	32 bit
at1 - Spfloat	32 bit
at3 – Spfloat	32 bit
at5 – Spfloat	32 bit
at7 - Spfloat	32 bit
Total	155 bytes
Spare	73 bytes

Table 4.6-11: Auxiliary Data for Receive Only (Process ID 80, Science data Type 01)





Issue: 6

88 -

TL 16927

Page: 88 -

### ♦ Auxiliary Data for Acquisition Phase

$SCET\_FRAME - Uint$ $SCET\_PERICENTER - Uint$ $SCET\_PAR - Uint$ $H(SCET\_PAR) - Spfloat$ $VT(SCET\_PAR) - Spfloat$ $VR(SCET\_PAR) - Spfloat$ $N_{\circ} - Uint$ $\Delta S\_MIN - Spfloat$ $NB\_MIN - Uint$ $ah0 - Spfloat$ $ah2 - Spfloat$ $ah4 - Spfloat$ $ah6 - Spfloat$	32 bit 48 bit
SCET_PERICENTER – Uint  SCET_PAR – Uint  H(SCET_PAR) – Spfloat  VT(SCET_PAR) – Spfloat  VR(SCET_PAR) – Spfloat  No – Uint  ΔS_MIN – Spfloat  NB_MIN – Uint  ah0 – Spfloat  ah2 – Spfloat  ah4 – Spfloat  ah6 – Spfloat	48 bit
SCET_PAR – Uint  H(SCET_PAR) – Spfloat  VT(SCET_PAR) – Spfloat  VR(SCET_PAR) – Spfloat  No – Uint  ΔS_MIN – Spfloat  NB_MIN – Uint  ah0 – Spfloat  ah2 – Spfloat  ah4 – Spfloat  ah6 – Spfloat	
$H(SCET\_PAR) - Spfloat$ $VT(SCET\_PAR) - Spfloat$ $VR(SCET\_PAR) - Spfloat$ $N_o - Uint$ $\Delta S\_MIN - Spfloat$ $NB\_MIN - Uint$ $ah0 - Spfloat$ $ah2 - Spfloat$ $ah4 - Spfloat$ $ah6 - Spfloat$	48 bit
$VT(SCET\_PAR) - Spfloat$ $VR(SCET\_PAR) - Spfloat$ $N_{\circ} - Uint$ $\Delta S\_MIN - Spfloat$ $NB\_MIN - Uint$ $ah0 - Spfloat$ $ah2 - Spfloat$ $ah4 - Spfloat$ $ah6 - Spfloat$	48 bit
VR(SCET_PAR) – Spfloat  N₀ – Uint  ΔS_MIN – Spfloat  NB_MIN – Uint  ah0 – Spfloat  ah2 – Spfloat  ah4 – Spfloat  ah6 – Spfloat	32 bit
$N_{\circ}$ — Uint $\Delta S_{-}MIN$ — Spfloat $\Delta S_{-}MIN$ — Uint $\Delta S_{-}MIN$ — Uint $\Delta S_{-}Spfloat$ $\Delta S_{-}Spfloat$ $\Delta S_{-}Spfloat$ $\Delta S_{-}Spfloat$ $\Delta S_{-}Spfloat$ $\Delta S_{-}Spfloat$	32 bit
ΔS_MIN – Spfloat  NB_MIN – Uint  ah0 – Spfloat  ah2 – Spfloat  ah4 – Spfloat  ah6 – Spfloat	32 bit
NB_MIN - Uint  ah0 - Spfloat  ah2 - Spfloat  ah4 - Spfloat  ah6 - Spfloat	32 bit
ah0 – Spfloat  ah2 – Spfloat  ah4 – Spfloat  ah6 – Spfloat	32 bit
ah2 – Spfloat ah4 – Spfloat ah6 – Spfloat	16 bit
ah4 – Spfloat ah6 – Spfloat	32 bit
ah6 – Spfloat	32 bit
	32 bit
	32 bit
ar1 - Spfloat	32 bit
ar3 – Spfloat	32 bit
ar5 – Spfloat	32 bit
ar7 – Spfloat	32 bit
at0 - Spfloat	32 bit
at2 - Spfloat	32 bit
at4 - Spfloat	32 bit
at6 - Spfloat	32 bit
ΔS(SCET_PAR) – Spfloat	32 bit
NB – Uint	16 bit
AGC_PIS_ PT_Value_B1 - Spfloat (db)	32 bit
AGC_PIS_ PT_Value_B2 - Spfloat (db)	32 bit
AGC_PIS_Levels_ B1 - (HW register, binary)	8 bit <sup>1</sup>
AGC_PIS_Levels_B2 - (HW register, binary)	8 bit <sup>1</sup>
K_PIM – Uint	0 h:+
PIS Maximum output data exp [B1]	8 bit
PIS Maximum output data exp [B2]	8 bit
AGC_NPM_PT_Value - Spfloat	





Project Ref.:

Issue: 6 Page: 89 -

TL 16927

ACC NDM Lovels (UNA register biners)	a1
AGC_NPM_Levels – (HW register, binary)	8 bit <sup>1</sup>
NPM_Int_F1 - Spfloat	32 bit
NPM_Int_F2 - Spfloat*xx	32 bit
X_F1 X_F2 (allowed values: 1, 2, 3, 4 for both X_F1 and X_F2) - binary xxxx	8 bit
AGC_COLL_X_F1 - Spfloat	32 bit
AGC_COLL_X_F2 - Spfloat <sup>xv</sup>	32 bit
AGC_COLL_X_Levels_F1 – (HW register, binary) <sup>xxxII</sup>	8 bit
AGC_COLL_X_Levels_F2 - (HW register, binary) <sup>XV, XVII</sup>	8 bit
RX_Trig_ACQ_comp – Uint (μs)	16 bit
RX_Trig_ACQ_progr – Uint (HW register)xxx	16 bit
AGC_SA_for_TRK_Frame_F1 (0 in case of LED failure) – Spfloat	32 bit
AGC_SA_for_TRK_Frame_F2 (0 in case of LED failure) - Spfloat <sup>xv</sup>	32 bit
RX_Trig_SA_ for_TRK_Frame_F1 (0 in case of LED failure) - Uint (μs)	16 bit
RX_Trig_SA_ for_TRK_Frame_F2 (0 in case of LED failure) - Uint (μs) <sup>xv</sup>	16 bit
Det_Thresh_F1 - Spfloat	32 bit
Det_Thresh_F2 - Spfloat xv	32 bit
K_Det_Thres_F1 - Spfloat	32 bit
K_Det_Thres_F2 - Spfloat xv	32 bit
K_Det_Thres_min_F1 - Spfloat	32 bit
K_Det_Thres_ min_F2 - Spfloat xv	32 bit
_ACQ_F1 Re - Spfloat	32 bit
_ACQ_F1 Im - Spfloat	32 bit
_ACQ_F2 Re – Spfloat xv	32 bit
_ACQ_F2 Im - Spfloat XV	32 bit
N_D (0 in case of LED failure) – Uint	16 bit
K_AGC (0 in case of LED failure) - Spfloat	32 bit
Aref (0 in case of LED failure) - Spfloat	32 bit
Ref_Fun_Flag_F1 (0 = default, 1 = corrected) - Uint	8 bit
Ref_Fun_Flag_F2 (0 = default, 1 = corrected) – Uint xv	8 bit
i_le_F1 (-1 in case of LED failure, esle 11024) – int	16 bit

 $<sup>^{\</sup>rm XXX}$  (0x0) in case of single frequency mode (i.e. SS4, SS5)



XXXI MMMMNNNN; M-bits represent X\_F1, N-bits represet X\_F2

XXXII XXMMMDDD; XX = don't care bits, MMM = Monopole Channel bits, DDD = Dipole Channel bits

XXXIII number of (1000/2.8)ns quanta



Project Ref.:

Issue: 6

90 -

TL 16927

Page: 90 -

i_le_F2 (-1 in case of LED failure, else 11024) – int xv	16 bit
T_le_F1 (-Tc in case of LED failure) – Spfloat	32 bit
T_le_F2 (-Tc in case of LED failure) - Spfloat xv	32 bit
Maximum RE output data exponent [OP_F1] - Uint	8 bit
Maximum IM output data exponent [OP_F1] – Uint	8 bit
Maximum RE output data exponent [OP_F2] – Uint xv	8 bit
Maximum IM output data exponent [OP_F2] – Uint xv	8 bit
NS_LED - Uint	16 bit
Processing_PRF - Spfloat	32 bit
Total	225 bytes
Spare	3 bytes

Table 4.6-12 Auxiliary Data for Acquisition Phase (Process ID 77, Science Data Type 10)





Issue: 6

Page: 91 -

TL 16927

91 -

### 4.6.2 Scientific Data field

The structure of the Scientific Data field, related to the particular Operative Mode relevant to the data, is described in the following table. The operative modes and sub-modes are reported with the corresponding Mode Selection code, Process ID and Scientific Data Type. In the table <u>bit/sa</u> stands for <u>bit per sample</u>; refer to notes to further information.



Ref:

Project Ref.:

Page: 92 -

TL 16927

92 -

Issue: 6

SCIENTIFIC	TIFIC DATA IDS DATA RATE-3 ORDER WITHIN PACKET(S)1.  Proc. ID & TM- Discussion of the second																	
Operative Mode	Mode Sel <sup>.4</sup> .	Proc. Data Type <sup>5</sup>		byte per Frame	TM- Pack. number <sup>1.</sup>	Dipole-F <sup>2</sup> (byte) <sup>2</sup>				Dipole-F2 (byte) <sup>2</sup>			Monopole-F1 (byte) <sup>2.</sup>			-F2		PIS F1 & F2 (byte)
Calibration	0101 <sub>b</sub>	79 <sub>d</sub>	01 <sub>b</sub>	313600	78	156800 (8 bit/sa	C2)		0			156800 (8 bit/sa C2)			0			0
Rec. Only	0110 <sub>b</sub>	80 <sub>d</sub>	01 <sub>b</sub>	313600	78	156800 (8 bit/sa	C2)		0			156800 (8 bit/sa 0	C2)		0			0
AIS	0111 <sub>b</sub>	78 <sub>d</sub>	01ь	25600	7	25600 (16-bit/sa	a RE)					0						0
SS1-ACQ	1000 <sub>b</sub>	77 <sub>d</sub>	10 <sub>b</sub>	4608	2	1024 (8 bit/sa RE)	1024 (8 bit/sa IM)	X 1	1024 (8 bit/sa RE)	1024 (8 bit/sa IM)	X 1	0	0				512 (16 bit/sa RE)	
SS1-TRK	1000 <sub>b</sub>	77 <sub>d</sub>	11 <sub>b</sub>	4608	2	512 (8 bit/sa RE)	512 (8 bit/sa IM)	X 1	512 (8 bit/sa RE)	512 (8 bit/sa IM)	X 1	512 (8 bit/sa RE)	512 (8 bit/sa IM)	X 1	512 (8 bit/sa RE)	512 (8 bit/sa IM)	X 1	512 (16 bit/sa RE)
SS1-In.Ec.	1000 <sub>b</sub>	77 <sub>d</sub>	00 <sub>b</sub>	501760 (max)	variable	980*128 (8 bit/sa	` ,		980*128 (8 bit/sa			980*128 ( (8 bit/sa 0	,		980*128 ( (8 bit/sa (	,		0
SS2-ACQ	1001 <sub>b</sub>	77 <sub>d</sub>	10 <sub>b</sub>	4608	2	1024 (8 bit/sa RE)	1024 (8 bit/sa IM)	X 1	1024 (8 bit/sa RE)	1024 (8 bit/sa IM)	X 1	0 0			512 (16 bit/sa RE)			
SS2-TRK	1001 <sub>b</sub>	77 <sub>d</sub>	11 <sub>b</sub>	2560	1	1024 (32 bit/sa	RE)		1024 (32 bit/sa	· · · · · · · · · · · · · · · · · · ·					512 (16 bit/sa RE)			



Ref:

Issue: 6

TL 16927

Project Ref.:

Page: 93 -

SS2-In.Ec.	1001 <sub>b</sub>	77 <sub>d</sub>	00 <sub>b</sub>	501760 (max)	variable					(max) C2)		0			0	0
SS3-ACQ	1010 <sub>b</sub>	77 <sub>d</sub>	10 <sub>b</sub>	4608	2	1024 (8 bit/sa RE)	1024 (8 bit/sa IM)	X 1	1024 (8 bit/sa RE)	(8 bit/sa (8 bit/sa X 1 (		0		0	512 (16 bit/sa RE)	
SS3-TRK	1010 <sub>b</sub>	77 <sub>d</sub>	11 <sub>b</sub>	6656	2	512 (8 bit/sa RE)	512 (8 bit/sa IM)	Х3	512 (8 bit/sa RE)	512 (8 bit/sa IM)	Х3	0			0	512 (16 bit/sa RE)
SS3-In.Ec.	1010 <sub>b</sub>	77 <sub>d</sub>	00 <sub>b</sub>	501760 (max)	variable	980*256 (8 bit/sa			980*256 (8 bit/sa	` ,		0			0	0
SCIENTIFIC	DATA II	Ds		DATA RA	TE <sup>.3</sup>	ORDER	WITHIN PA	ACKE	T(S) 1.							
Operative Mode	Mode Sel <sup>.4</sup> .	Proc. Data Type <sup>5</sup>		byte per Frame	TM- Pack. number <sup>1.</sup>	Dipole-F <sup>-</sup> (byte) <sup>2</sup>	1		Dipole-F (byte) <sup>2</sup>	2		Monopole (byte) <sup>2</sup>	e-F1		Monopole-F2 (byte) <sup>2</sup>	PIS (byte)
SS4-ACQ	1011 <sub>b</sub>	77 <sub>d</sub>	10 <sub>b</sub>	2560	1	1024 (8 bit/sa RE)	1024 (8 bit/sa IM)	X 1	0			0			0	512 (16 bit/sa RE)
SS4-TRK	1011 <sub>b</sub>	77 <sub>d</sub>	11 <sub>b</sub>	10752	3	512 (8 bit/sa RE)	512 (8 bit/sa IM)	X 5	0			512 (8 bit/sa RE)	512 (8 bit/sa IM)	X 5	0	512 (16 bit/sa RE)
SS4-In.Ec.	1011 <sub>b</sub>	77 <sub>d</sub>	00 <sub>b</sub>	501760 (max)	variable	980*256 (8 bit/sa	` '		()		980*256 (max) (8 bit/sa C2)			0	0	



Ref: TL 16927

Project Ref.:

Issue: 6 Page: 94 -

SS5-ACQ	1100 <sub>b</sub>	77 <sub>d</sub>	10 <sub>b</sub>	2560	1	1024 (8 bit/sa RE)	1024 (8 bit/sa IM)	X 1	0	0			0	512 (16 bit/sa RE)
SS5-TRK	1100 <sub>b</sub>	77 <sub>d</sub>	11 <sub>b</sub>	6656		512 (8 bit/sa RE)	512 (8 bit/sa IM)	Х3			512 (8 bit/sa IM)	Х3	0	512 (16 bit/sa RE)
SS5-In.Ec.	1100 <sub>b</sub>	77 <sub>d</sub>	00 <sub>b</sub>	501760 (max)	l variable	980*64*4 (8 bit/sa			10	980*64*4 (8 bit/sa 0	` ,		0	0

Table 4.6-8: TM(20,3) Scientific Data field fine structure.



Ref:

TL 16927

Project Ref.:

Page: 95 -

Issue: 6 95 -

#### Notes.

1. When the amount of data produced in a single Frame has to be split in more than one packet, the data stream is interrupted abruptly anywhere it is necessary and remaining data are reported in the following. All the packets but last are completely are 4112 byte long. The figure below clarifies this procedure in the case SS1-TRK.



Ref: TL 16927

Project Ref.:

Issue: 6 Page: 96 -

SOURCE PACKET HEADER			PACK	ET DATA	FIELD					SOURCE PACKET HEADER	PACKET DATA FIELD				
	DATA FIELD HEADER		SOURCE DATA							DATA FIELD HEADER	SOURCE DATA				
		ANCILLARY DATA	SCIENTIFIC DATA							ANCILLARY DATA	sc	CIENTIFIC	DATA		




Figure 4.6-5: Scientific Data Stream Split in two or more TM(20,3) packets.



Ref: TL 16927

Project Ref.:

Issue: 6 Page: 97 -

- 2. the string "X n" (where n = 1,3,5) in the boxes below refers to the number of doppler filters foreseen in the Operative Mode (cf. [AD.11] § 3.1.8.2.3). With three doppler filters (indexes m = -1,0,1), the data order in the packet(s) shall be:
- m = -1: 512 byte real part, 512 byte imaginary part;
- m = 0: 512 byte real part, 512 byte imaginary part;
- m = 1: 512 byte real part, 512 byte imaginary part.

  Likewise, with five doppler filters (indexes m = -2,-1,0,1,2), the data order in the packet(s) shall be:
- m = -2: 512 byte real part, 512 byte imaginary part;
- m = -1: 512 byte real part, 512 byte imaginary part;
- m = 0: 512 byte real part, 512 byte imaginary part;
- m = 1: 512 byte real part, 512 byte imaginary part;
- m = 2: 512 byte real part, 512 byte imaginary part.
- 3. The data rate refers to the bare scientific data only, the packets' headers have to be added to obtain the real TM(20,3) data rate.
- 4. Cf. Table 3.3-1
- 5. Cf. Table 3-1 and Table 4.6-1.





Issue: 6 Page: 98 -

TL 16927

98 -

#### 4.7 SERVICE 206-207: PRIVATE SERVICES

Services included in the range from 206 to 210 are specifically dedicated to MARSIS DES. In particular the DES shall use the following TM and TC, belonging to services 206 and 207 listed here below:

- Telecommand (206,1) Operation Sequence Table Loading (SIS\_OST\_TC).
- Telecommand (206,2) Parameter Table Loading (SIS PT TC).
- Telemetry (206,3) Private TM (Spare) (SIS\_PRIVATE\_TM).
- Telecommand (207,1) Automatic Mode Transition Disable (SIS MOD TR DIS TC).

### Telecommand (206,1): Operation Sequence Table Loading (SIS\_OST\_TC)

TC(206,1) shall be used to load the OST into the RAM memory; it shall be accepted by MARSIS only in STANDBY Support Mode The structure of the OST and the meaning of the fields' codes in its lines are described in the Annex 1.

The Application Data field shall be the same of TC(6,2) with the exception of the Start Address, that shall be a <u>relative address</u>, that is an offset address with respect to the start address reserved in RAM memory for the OST (base address).

				F	PACKET	HEAD	ER			PACKET DATA FIELD (Variable)				
Field			PACKE	TID		· ·	CONTR	OL	PACKET LENGTH	DATA FIELD HEADER	APPLIC. DATA	PACKET ERROR CONTROL		
Subfield	Version	Туре	Data	Appli	cation	Sequen	Source	Sequence	(octets in Packet					
	Number		Field	Proce	ess ID	ceFlags	С	ount	Data Field -1)					
			Header											
			Flag											
				Proc. ID	Pack. Cat.		Source Part	Sequence Part						
Content	000ь	1	1	76 <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	b	(0+2 <sup>11</sup> -1) <sub>d</sub>	((26 +242)-1) <sub>d</sub>					
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b 3 b 11b			16 b	32 b		16 b		
Wide (oct.)			2 B	1			2 B		2 B	4 B	(20÷236) B	2 B		

Figure 4.7-1 TC(206,1): Operations Sequence Table Loading Packet





Ref: TL 16927

Issue: 6 Page: 99 -

99 -

Project Ref.:

					PA	CKET L	DATA FIL	ELD (Va	riable)				
Field		TA FIEL	D HEA	DER			APPLICATION DATA						
Subfield	PUS version	Chck. Type	Ack	Pack. Type	Pack. Sub-Type	Pad	Memory	N	В	lock (Repe	ated N Times)		
		Туре		Туре	Зир-туре		ID		Start Address	Length of the Block			
Content	•••• b	1	0001 <sub>b</sub>	206 <sub>d</sub>	<b>1</b> <sub>d</sub>	0ь	177 <sub>d</sub>	(1+13) <sub>d</sub>					
Wide (bit)	3 b	1 b	4 b	8 b	8 b	8 b	8 b	8 b	32 b	16 b			
Wide (oct.)	4 B						1 B	1B	4 B	2 B	12 B ÷V.ble in1 2 B	2 B	

Figure 4.7-2: TC(206,1): Operations Sequence Table Loading Packet Data Field

Due to the relative address policy, since two RAM rows are necessary to store one OST line, to load  $k \le 19$  consecutive 96-bit OST lines, starting from the line n = 0,1,2,...,511 included (because the OST is composed of 512 lines maximum, it has to be 2n+2k < 1024 - see also Table 4.1-3),the following conventions have to be used:

- start address = 2n,
- length of the block = 2k,
- data structure (two RAM rows for each one OST line):

RAM bit #	47÷32	31÷16	15÷0
	OST bit # 0÷15	OST bit # 16÷31	OST bit # 32+47
	OST bit # 48+63	OST bit # 64÷79	OST bit # 80÷95

Figure 4.7-3: OST line structure in RAM memory

#### Telecommand (206,2): Parameter Table Loading (SIS PT TC)

TC(206,2) shall be used to load PT values into the RAM memory; it shall be accepted by MARSIS only in STANDBY Support Mode. The structure of the PT is described in the Annex 1.





Project Ref.: Issue: 6

Page: 100 -

TL 16927

100 -

The Application Data field shall be the same of TC(6,2) with the exception of the Start Address, that shall be a <u>relative address</u>, that is an offset address with respect to the start address reserved in RAM memory for the PT (base address).





Issue: 6 Page: 101 -

TL 16927

101 -

				F		PACKET DATA FIEL (variable)						
Field	PACKET ID								PACKET LENGTH	DATA FIELD HEADER	APPLIC. DATA	PACKET ERROR CONTROL
Subfield	Version	Туре	Data	Appli	cation	Sequen Source Sequence			(octets in Packet			
	Number		Field	Proce	ess ID	ceFlags Count			Data Field -1)			
			Header									
			Flag									
				Proc. ID	Pack. Cat.		Source Sequence Part Part					
Content	000 <sub>b</sub>	1	1	76 <sub>d</sub> ÷78 <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	11 <sub>b</sub> <sub>b</sub> (0+2 <sup>11</sup> -1) <sub>d</sub>		((16 +242)-1) <sub>d</sub>			
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b 3 b 11 b		16 b	32 b		16 b	
Wide (oct.)	2 B					2 B		2 B	4 B	236 B	2 B	

Figure 4.7-4 TC(206,2): Parameters Table Loading Packet

					PA	CKET DA	TA FIE	LD (Va	riable)			
Field	DATA FIELD HEADER						APPLICATION DATA					PACK. ERR CTRL
Subfield	PUS version Chck. Ack Pack. Pack. Pack. Type Type Sub-type						Memory	N	Ble	ock (Repe	ated N Times)	
		Туре		туре	<b>Sub-</b> type		ID		Start Address	Length of the Block	Data (parameters)	
Content	b	1	000-ь	206 <sub>d</sub>	<b>2</b> <sub>d</sub>	0ь	177 <sub>d</sub> 180 <sub>d</sub> 184 <sub>d</sub>	(1÷19) <sub>d</sub>				
Wide (bit)	3 b	1 b	4 b	8 b	8 b	8 b	8 b	8 b	32 b	16 b		16 b
Wide (oct.)	4 B						1 B	1B	4 B	2 B	6 B + V.ble in 6 B	2 B

Figure 4.7-5 TC(206,2): Parameters Table Loading Packet Data Field

One RAM row is necessary to store each single PT parameter. Refer to Annex 1 for the detailed bit structure and start address of each parameter.

Due to the relative address policy, since each single PT parameter is stored in one RAM row, to load  $k \le 38$  consecutive 48-bit parameters, starting from the address number n included, the following conventions have to be used:

start address = n,





Project Ref.:

Issue: 6

102 -

TL 16927

Page: 102 -

- length of the block = k,
- due to PT dimensions, it has to be (see Annex 1 and cf. Table 4.1-3):
  - n + k < 364 if Mem ID = 177,
  - n + k < 4656 if Mem ID = 180 and 184.





Issue: 6 Page: 103 -

TL 16927

103 -

Telemetry (206,3): (SIS\_PRIVATE \_TM): SPARE

			S	OURCE		PACKET DATA FIELD (Variable)				
Field	PACKET ID					_	T SEQUENCE ONTROL	PACKET LENGTH	DATA FIELD HEADER	SOURCE DATA
Subfield	Version	Туре	Data	Appli	cation	Segment.	Source	(octets in Packet		
	Number		Field Header Flag	Proce	ess ID	Flags	Sequence Count	Data Field –1)		
				Proc. ID	Pack. Cat.					
Content	000 <sub>b</sub>	0	1	<b>76</b> <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	(0+2 <sup>14</sup> -1) <sub>d</sub>	Max (4106-1) <sub>d</sub>		
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	14 b	16 b	80 b	
Wide (oct.)	2 B						2 B 2 B			Variable (Max 4096 B)

Figure 4.7-8 TM(206,3): SPARE Private TM Packet

		PACKET DATA FIELD (Variable)											
Field				DATA	FIELD H	IEADER		SOURCE DATA					
Subfield	SCET PUS Chck. Spare Pack. Pack. Type Sub-type						Pad						
Content		<b>0</b> <sub>b</sub>	0	0000 <sub>b</sub>	20 <sub>d</sub>	<b>3</b> ₀	О <sub>ь</sub>	TBD					
Wide (bit)	48 b 3 b 1 b 4 b 8 b 8 b 8 b					8 b	8 b						
Wide (oct.)	10 B							Variable (Max 4096 B)					

Figure 4.7-9 TM(206,3): SPARE Private TM Packet Data Field

## Telecommand (207,1): Nominal Mode Transition Disable (SIS\_MOD\_TR\_DIS\_TC)

This TC shall be used to change the nominal duration of STANDBY Support Mode, i.e. to disable the nominal Mode Transition from STANDBY to WARM-UP1 Support Mode. The DES shall accept this TC only in STANDBY Support Mode.





Issue: 6

104 -

TL 16927

Page: 104 -

By default STANDBY Mode duration is fixed to 240 seconds, within the Application Data field of this TC shall be indicated, expressed in 32-bit Unsigned Integer, the new STANDBY Mode duration in seconds from C/I-STANDBY transition time. The Mode Transition shall occur automatically at the end of STANDBY Mode, according to the new Mode duration.





Ref: TL 16927 Project Ref.:

Issue: 6 Page: 105 -

105 -

		PACKET HEADER									PACKET DATA FIELD (Variable)			
Field	PACKET ID					PACKET SEQUENCE PACKET CONTROL LENGTH			_	DATA FIELD HEADER	APPLIC. DATA	PACKET ERROR CONTROL		
Subfield	Version Number	Туре	Data Field Header Flag			Sequen ceFlags	·   ·		(octets in Packet Data Field –1)					
				Proc. ID	Pack. Cat.		Source Sequence Part Part							
Content	000 <sub>b</sub>	1	1	76 <sub>d</sub>	12 <sub>d</sub>	11 <sub>b</sub>	11 <sub>b</sub> <sub>b</sub> (0+2 <sup>11</sup> -1) <sub>d</sub>		(10-1) <sub>d</sub>					
Wide (bit)	3 b	1 b	1 b	7 b	4 b	2 b	3 b	11b	16 b	32 b	32 b	16 b		
Wide (oct.)	2 B					2 B		2 B	4 B	4 B	2 B			

Figure 4.7-10: TC(207,1): Automatic Mode Transition Disable Packet

		PACKET DATA FIELD (Variable)										
Field	DATA FIELD HEADER						APPLICATION DATA	PACKET ERROR CONTROL				
Subfield	PUS version Chck. Ack Type				Pad	Mode Duration						
Content	b	1	0001-ь	207 <sub>d</sub>	1 <sub>d</sub>	0ь	32 b					
Wide (bit)	3 b	1 b	4 b	8 b	8 b	8 b		16 b				
Wide (oct.)	4 B						4 B	2 B				

Figure 4.7-11: TC(207,1): Automatic Mode Transition Disable Packet Data Field





Issue: 6

106 -

TL 16927

Page: 106 -

#### 5. TM-BLOCK BUILDING-UP STRATEGY

The DMS shall sequentially poll each Packet Terminal and after a positive poll (TM packets available) a complete TM-Block shall be acquired before the next packet terminal is polled. As a consequence, in order to minimise the number of the negative polls (TM packets not available), whenever it is possible, a single TM-Block shall be formed using the currently available data. Anyhow, given that after a positive poll only one complete TM-block shall be acquired by the DMS, the maximisation of the TM-block shall be adopted.

The TM-Block building-up strategy shall be based on the following preliminary remarks.

- The DMS shall sequentially poll each Packet Terminal and in case of packets available, it shall acquire <u>one</u> complete TM-Block before changing to the next terminal, at least one second after.
- During positive polling the OBDH bus shall execute 16384 interrogations per second, among these, 62.5% is the minimum ensured for the TM-Block acquisition ([AD.10] IFDC-001).
- The Data Rate during the interrogations for the TM-Block acquisition is 131.072 kbps ([AD.10] IFDM-040).
- Given the two preceding points, in <u>one second</u> (minimum interrogation period) the OBDH bus ensures the acquisition of 131.072\*0.625 kb = 81.920 kb = <u>5120 16 bit</u> word, this will then be the <u>DES maximum TM-Block length</u>.
- The TM Packet terminal has to ensure towards the OBDH bus the memorisation of 16 seconds of produced TM data.
- Different categories of data shall not be included in the same packet.

Given the preceding constraints, to easy the TM-Block building-up and to optimise the data acquisition, the following static memory buffers shall be allocated in the Data Memory of the Master DSP (Mem. ID = 177).

- 0. A *Polling Buffer* composed of 16 memory slots of 5120 16-bit words to memorise 16 TM-Blocks (one per slot) towards the OBDH bus for a maximum of 16 seconds The DMS polling shall be always addressed to the first non empty slot of this buffer.
- 1. An *Event Report Buffer* TBD 16-bit words deep, where the corresponding data are queued structured in packets.
- 2. An *Acceptance Report Buffer* TBD 16-bit words deep, where the corresponding data are queued structured in packets.
- 3. A *Housekeeping Buffer* TBD 16-bit words deep where the corresponding data are queued structured in packets.



# **MARSIS**

Ref: Project Ref.:

Issue: 6 Page: 107 -

TL 16927

107 -

4. A Science Buffer TBD 16-bit words deep where the processed scientific data queued structured in packets. In all the Operative Mode (SS1-SS5, Calibration, and Receive Only), the Science Data, apart from Individual Echoes, are allocated within the Data Field of the proper TM packet(s) during the same Frame of acquisition (TBC). The packed just built are then immediately queued in the Science Buffer.

- 5. An *Individual Echoes Buffer* TBD 16-bit words deep where the individual echoes, (relative to one SS1–SS2 Operative Mode Frame), <u>are queued bare as they are acquired, without any packet structure.</u>
- 6. A *Dump Buffer* TBD 16-bit words deep where the corresponding data are queued structured in packets.

The status of the preceding buffers is monitored by means of the HK-Packet (cf. Table 4.2-1). When one of the preceding buffers 1÷6, is full the DES shall execute automatically a transition to IDLE regardless the current Operation Modes (TBC) (cf. Table 4.3-3 EID 41903).

Given this memory allocation, TM-Blocks shall be built according to the following strategy. A dedicated SW task shall awake periodically one time every k second and shall poll all TM buffers always in the strict order 1+6 (in stand-by mode the value of k is determined by the parameter 137 of the Master Parameter Table, in every other mode, k = 1). In case of positive poll from a particular TM buffer, the task shall try to copy all its queued packed inside the first empty slot in the polling buffer (buffer number 0), trying to fill it. The task shall run to the next TM buffer when all the packets of the actually polled one shall be copied. When the single interested slot is filled up, i.e. a complete packet cannot be added, or when all the buffers 1+6 are empty, the tasks shall rest to awake again in the next one second period. Note that, in this way, for each second, at most one TM-Block shall be built. Every time the TM-Block SW task awakes, if there isn't any empty slot, i.e. there are 16 TM-Blocks ready to be acquired by the DMS in the polling buffer, the tasks rests immediately.

Since all packets are copied rigidly inside the slot (they cannot be broken up), it shall happen that the actual TM-Blocks memorised in polling buffer slots shall be shorter than 5120 16-bit words. This eventuality shall be less probable when Individual Echoes (buffer number 5) shall be present. These data shall be queued bare and shall be packetised during the TM-Block building, in this way, TM packets of variable length can be built in order to fill up completely the TM-Block (5120 16-bit words).





Issue: 6

108 -

TL 16927

Page: 108 -

Note that since Individual Echoes packet length shall be in the range TBD-4112 byte, there shall be always possibility of TM-Blocks shorter than the maximum allowed.

As a consequence of the preceding policy, both number and dimension of the packets included in a TM-block, and the dimension of TM-Block itself, are variable, depending on the actual Operation Mode, frame duration and DMS polling frequency. In any case, the first word of a TM-block shall always indicate the length (in words) of the whole TM-block, as detailed in § 3.2.





Issue: 6 109 -

Page: 109 -

TL 16927

#### 6. STAND BY MODE NOMINAL OPERATIONS

#### 6.1 DOUBLE BOOT APPROACH

At the power on, the code in the Master DPS EEPROM Protected Area (Memory Management & Data Handling Code, i.e. MASTER default code), the PT and the OST ones, and the whole EEPROM contents of the two Slaves DSP are copied in the corresponding Program RAM Memories (Check-Init). The Codes just copied are executed, running DES in the Stand-By mode, where it remains until power-Off, unless it receives a dedicated TC(206,2). In this case the code memorised in the Master DSP EEPROM Patchable Area (Copy of Memory Management and Data Handling Code together with Science one, i.e. MASTER patchable code) is copied in its Program RAM Memory overwriting entirely the default one. In the meanwhile, the two slave DSPs run in the processor internal idle. Once the MASTER patchable code is copied in RAM (second boot, i.e. science code loading operations), the DES shall remain in Stand-By for 60 sec, then the automatic transition to WA UP1 mode shall occur.

#### 6.1.1 Operations' Limitation Before Second Boot

Before second boot, TC(6,5) with MEM ID 187, 188, 189, 190 (FLASH MEMORY dump) are refused. Flash Memory dump shall have to be executed after the second boot.

#### 6.1.2 Master Patchable Code Starting-Up Tc(206,2)

The second boot shall be executed when, after the first one and during the Stand-By Mode, the DES shall receive the following dedicated TC(206,2) - PT patch TC for Master Patchable Code Starting-Up:

"1C CC D8 00 00 13 11 CE 02 00 B1 01 00 00 00 26 00 01 FF F2 C0 DE 2F FF 74 99."

Note that its *first and only block* has an application data field with the following structure:

- Mem. ID = 0xB1 = 177 d,
- Blocks' No = 0x01 = 1d,





Issue: 6

110 -

TL 16927

Page: 110 -

- Start Address = 0x00000026 = 38d.
- Blocks' Length = 0x0001 = 1d,
- data field (parameter) = 48 bit code FF F2 C0 DE 2F FF.

The PT patch is actually dummy, it is not really executed.

## 6.1.3 Double Boot Operations' Caracteristics

Worth noting characteristics of the double boot operation are the following.

- I. The second boot shall be executed immediately after the TC(206,2) of Master Patchable Code Starting-Up shall be accepted <u>and</u> no TM blocks remain in the DES buffer to be acquired by DMS. The PT patch corresponding to this TC <u>shall not</u> be executed.
- II. The second boot shall require 20 sec to be executed completely. That is to say that if there are *not* dump TM(6,6) queued in TM blocks, the DES shall be ready to receive, validate and execute TCs 20 sec after the OBDH bus interrogations containing the TC(206,2) of Master Patchable Code Starting-Up.
- III. If DES doesn't receive any TC(207,1) (Automatic Mode Transition Disable) after the double boot execution, it shall run in WA\_UP1 Mode 80 sec after the OBDH bus interrogations containing the TC(206,2) of Master Patchable Code Starting-Up.
- IV. All the TCs queued in the 64 slot buffer (cf. §1.1.0.1.1.2.3) after the TC(206,2) of Master Patchable Code Starting-Up, shall be lost because this buffer shall be cleared during the double boot execution. No TM(1,2) nor TM(5,2) shall be generated regarding the TCs present (if any).
- V. The DES shall execute a new "double boot", i.e. the Master DSP EEPROM Patchable Area shall be copied in the MASTER Program RAM whenever, during Stand-By Mode, a correct TC(206,2) of Master Patchable Code Starting-Up is received and validated.
- VI. If any error occurs in the TC(206,2) of Master Patchable Code Starting-Up, the TC is refused and the second boot doesn't occur.





Project Ref.:

Issue: 6 111 - TL 16927

Page: 111 -

VII. From the TCs' reception, validation and execution point of view, the DES Stand-By states before and after the double boot execution are exactly the same, a part from TC(207,2) (in the state before, this TC has no consequences, even if it is accepted) and TC(6,5) with MEM ID 187, 188, 189, 190 (FLASH MEMORY dump, cf. §1.1.0.1.1.2.3)

VIII. The OST and PT Program RAM areas written at the first boot are not interested by the second boot Program RAM code overwriting. As a consequence, every patch of these areas, whenever it is executed, is maintained after the second boot.

## 6.2 TCs VALIDATION AND EXECUTION

The DES has an internal buffer where up to 64 TCs can be stored as soon as they are received, waiting to be validated and executed one at a time. A single TC slot is cleared out once the relevant TC execution is completed.

#### 6.2.1 TCs Of Fast Execution

The following MARSIS DES TCs require less then 10 msec to be validated and executed:

- TC(3,5),
- TC(3,6),
- TC(9,1),
- TC(206,1),
- TC(206,2),
- TC(207,1).

#### 6.2.2 TCs Of Slow Execution

The following MARSIS DES TCs have not a negligible validation and execution time:

- TC(6,2) with MEM IDs 176, 179, 183 (EEPROM Memories Patch) requires up to 1 sec to be validated and executed.
- TC(6,2) with MEM IDs 177, 178, 180, 181, 184,185 (RAM Memories Patch) requires up to 200 ms to be validated and executed,





Project Ref.:

Issue: 6 112 - TL 16927

Page: 112 -

- TC(6,5) (Memories Dump) has an execution time depending on the memory size to be dumped. In the dump process, the DMS TM acquisition is the bottleneck, then, every OBDH bus 16384 interrogations per second cycle<sup>1</sup>, up to (16384\*.625)/2 = 5120 16 bit words can be acquired per second cycle. As a consequence, if p is the DMS polling frequency assigned to MARSIS, 5k 16-bit words can be dumped every 1/p sec, assuming no other TMs present.

## 6.2.3 TCs Reception Management During Tcs Execution

During the execution of TC(6,2) with MEM IDs 176, 179 and 183 the DES shall not be able to manage any new TC's reception, i.e. it shall not be able to queue any new TC in the 64 slot buffer of §1.1.0.1.1.2.3. As a consequence, if during the TC(6,2) execution an OBDH interrogation containing a TC slot occur, the contained TCs shall be lost and no TM(1,2), nor TM(5,2) shall be generated. On the contrary, during the execution of all the other TCs, the DES shall be able to queue TCs and if the 64 slot buffer is full, TM(1,2) or TM(5,2) shall be generated (FID = 5, reason = 0x5 - RECEIVED\_TCs\_BUFFER\_FULL, i.e. the buffer used to store received TC for further validation is full).

#### 6.2.4 Constraint On Tcs' Distribution

Due to the states described in §1.1.0.1.1.2.3 and §1.1.0.1.1.2.3, the DMS TCs' distribution shall have to be compliant with the following conditions in order to assure the reception of all the TCs.

- I. In each OBDH TC slot shall have to be present TCs listed in §1.1.0.1.1.2.3 <u>or</u> TCs(6,2) with MEM IDs 176, 179 and 183 (EEPROM Memories Patch) <u>or</u> TC(6,2) with MEM IDs 177, 178, 180, 181, 184,185 (RAM Memories Patch) <u>or</u> TC(6,5) (Memories Dump).
- II. Each OBDH TC slot can contain up to 64 TCs of the set in §1.1.0.1.1.2.3. No constraints are set on structure and timing of the following TC slots.

<sup>&</sup>lt;sup>1</sup> cf. PID A, MEX-MMT-SP-0007 Rev 2, annex A, §4 Command Distribution and Data Acquisition Protocols, IFDC-001, IFDC-202 and IFDC-210.



# **MARSIS**

Ref:

Project Ref.:

Issue: 6 Page: 113 -

TL 16927

113 -

III. Each OBDH TC slot can contain up to 64 TC(6,5). Being m the dimension in k 16-bit word of the entire memory area to be dumped by these TCs, the following TC slot shall have to occur at least (m/5)\*(1/p) sec *later* (cf. §1.1.0.1.1.2.3). No constraints are set on the composition of these next TC slot.

- IV. Each OBDH TC slot can contain *only one* TC(6,2) with MEM IDs 176, 179 and 183, which shall have to be the *only one* TC present. No constraints are set on the composition of the next TC slots.
- V. Each OBDH TC slot can contain up to 5 TC(6,2) with MEM IDs MEM IDs 177, 178, 180, 181, 184 and 185. No constraints are set on the composition of the next TC slots.

#### 6.3 DOUBLE BOOT OPERATIONS

As a consequence of the statements in §1.1.0.1.1.2.3 and in §1.1.0.1.1.2.3, the events' sequence of a typical science observation that necessarily involves a **double boot operation**, shall have to be as structured follow.

- I. Power on.
- II. Autonomous first boot (Check-Init Mode).
- III. Autonomous Mode Transition from Check-Init to Stand-By after 6 sec (TBC) after power on.
- IV. Send the TC(9,1).
- V. 8 sec wait to receive the SYNC signal and to let the DES timing synchronisation.
- VI. Send TCs(206,1) and TCs(206,2) necessary to define the OSTs (i.e. scientific observations details) and to set the concerning PT parameters' values. If p is the DMS polling frequency, this step shall require 1/p sec *for each* OBDH TC slot used. Each TC slot can contain up to 64 TCs(206,1) and TCs(206,2).
- VII. Send up to 64 TCs(6,5) in a *single* OBDH TC slot to let the memory dump of areas of particular interest (if any).
- VIII. (m/5)\*(1/p) sec wait to let dump TM(6,6) acquisition by DMS. Here m is the dimension in k 16-bit word of the entire memory area concerning the TCs of point VII and p is the DMS polling frequency.
- IX. Repeat point VII and VIII if the number of TCs(6,5) to be sent is greater than 64.
- X. Send the Master Patchable Code Starting-Up TC(206,2) (cf. §1.1.0.1.1.2.3).





Issue: 6 Page: 114 -

TL 16927

114 -

XI. 8 sec wait necessary to validate the preceding TC(206,2), and to let the corresponding Acceptance Report TM(1,1) to be generated by the DES and acquired by the DMS.

- XII. 12 sec wait to execute the second boot (i.e. Master Patchable code loading operations).
- XIII. 60 sec wait in Stand-By (unless TC(207,2) shall be is sent after the second boot).
- XIV. Autonomous Mode Transition from Stand-By to WA-UP1

The following table summarises the schedule of the preceding step.

STEP	STARTING TIME (sec)
I & II & III	t0
IV & V	t1 = t0 + 6  (tbc)
VI	t2 = t1 + 8
VII & VIII & IX	t3 = t2 + n/p (n = number of TC slot used in VI)
X & XI	t4 = t3 + k*(m/5)*(1/p) (k = number of iterations of VII & VIII)
XII	t5 = t4 + 8
XIII	t6 = t5 + 12
XIV	t7 = t6 + 60

Table 6.3-1: schedule of the typical operations' scenario

#### 6.4 EEPROM PATCH OPERATIONS

During Stand-By mode, running in the MASTER Program RAM the Default Code and the only code of the slave DSPs, patches can be executed on the patchable EEPROM area of each DSP via TC(6,2) Since the first segment of each EEPROM memory is protected, the allowed values for the tern [Process ID, Memory ID, Start Address] are listed in the following table:

	Process ID.	Memory ID.	allowed Start Addresses (interval)
MASTER DSP	76	176	[0xB000, 0x1FFFF]
SLAVE1 DSP	77	179	[0x2000, 0x1FFFF]
SLAVE2 DSP	78	183	[0x2000, 0x1FFFF]

Table 1.4-1: patch TC(6,2) field values matching

If the field values don't match the scheme reported, the TC(6,2) is refused.

As a consequence of the statements in §1.1.0.1.1.2.3, 1.1.0.1.1.2.3, the events' sequence of a typical EEPROM memory patch scenario shall have to be structured as follow.





Issue: 6

115 -

TL 16927

Page: 115 -

- I. Power on.
- II. Autonomous first boot (Check-Init Mode).
- III. Autonomous Mode Transition from Check-Init to Stand-By after 6 sec (TBC) after power on.
- IV. Send the TC(9,1).
- V. 8 sec wait to receive the SYNC signal and to let the DES timing synchronisation.
- VI. Send a *single* TC(6,2) with MEM IDs 176, 179 and 183 within the next OBDH interrogations TC slot.
- VII. Repeat step VI until all scheduled patch TCs have been sent.
- VIII. Power off.

Note that, given the DMS polling strategy, the point VI guarantees the following:

**STRICT CONSTRAINT:** EEPROM patch TCs must be sent to MARSIS DES up to a maximum of a single TC per second.

This scheme is necessary otherwise some TC could be lost. In fact, the DES validates <u>and</u> executes immediately after each single TC, one per time, before taking into consideration the following one. Normally, the next incoming TCs, before validation, are queued in a 64 slot buffer in the Master DSP Data RAM, but the execution of an EEPROM patch TC(6,2) has to be executed with disabled interrupts. As a consequence, during this execution time, the next incoming TC cannot even be completely acquired and memorised in the this buffer, because the Master DSP is not able to read the interface register where the DMS writes the TC word per word. At the interrupts' enabling, one ore more TC could be lost completely or in part (note that the DES refuses every incomplete TC). The one per seconds maximum TC flux, is then necessary to guarantee the complete execution of an EEPROM patch TC(6,2) before the next is sent to the DES.

#### 6.5 RAM PATCH OPERATIONS AND WARM RESTART APPROACH

During stand-by mode, running in the MASTER RAM the default code or the patchable one (i.e. executed the second boot or not, cf. §1.1.0.1.1.2.3), it is possible to patch the Program and Data RAM of MASTER and Slaves DSPs.

#### 6.5.1 Ram Patch Execution





Issue: 6 Page: 116 -

TL 16927

116 -

The patch operations shall be executed by means of the dedicated TC(6,2) characterised by (cf. Table 4.4-1):

- Process ID 76, Memory IDs 177 and 178 (Master, Program and Data RAM),
- Process ID 77, Memory IDs 180 and 181 (Slave1, Program and Data RAM),
- Process ID 78, Memory IDs 184 and 185 (Slave2, Program and Data RAM).

#### 6.5.2 Constraint On Ram Patch Tcs' Distribution

The DES is able to manage up to 5 RAM patch TC(6,2) per second (cf. §1.1.0.1.1.2.3).

### 6.5.3 TCs Acceptance Report

For Memory IDs 178, 180, 181, 184 and 185, TM(1,1) or TM(1,2) or TM(5,2) generation reflects validation and direct execution result of the corresponding TC. For Memory IDs 177 report TMs only reflect the result of TC validation and *queuing* in a dedicated Master Program RAM BUFFER, in fact Master Program RAM patches are *not* executed immediately after TC validation. The previous RAM BUFFER is 2.4 Mbyte deep if the the MASTER default code is running, or 2.388 Mbyte if the patchable one is (cf. §1.1.0.1.1.2.3).

#### 6.5.4 New Code Execution: Warm Restart

Being the relevant data queued in the dedicated buffer (cf. previous section), the Master Program RAM patches shall be really executed immediately after the receiving and validation of the following dedicated TC(206,2) – PT patch TC for Warm Restart:

"1C CC D8 00 00 13 11 CE 02 00 B1 01 00 00 00 39 00 01 FF FF DE AD FF FF 74 99"

Note that its *first and only block* has an application data field with the following structure:

- Mem. ID = 0xB1 = 177 d,
- Blocks' No = 0x01 = 1d,
- Start Address = 0x00000039 = 57d,





Project Ref.: Issue: 6

117 -

TL 16927

Page: 117 -

- Blocks' Length = 0x0001 = 1d,
- data field (parameter) = 48 bit code FF FF DE AD FF FF.

The PT patch is actually dummy, it is not really executed. If any of the TCs listed in §1.1.0.1.1.2.3 is not received before the previous TC, it shall be refused.

The actual code overwriting in the Master RAM shall be carried out by the Master EEPROM code. At the end of data copying, the new RAM program shall be <u>autonomously</u> executed starting from the first Master Program RAM address (Warm Restart). The warm restart TC(206,2) is the following:





Project Ref.: Issue: 6

118 -

TL 16927

Page: 118 -

## 6.5.5 Ram Patch Warning

The Data and Program RAM, in the Master DSP as in the Slave ones, are strictly related. As a consequence, it is highly probable that if the only Program or the Data memory is pached, without upgrading the other accordingly, the SW shall go in an instable state and the HW watchdog shall be released.

## 6.5.6 Ram Patch Events' Sequence

As a consequence of the statements in previous sections the events' sequence of a typical RAM memories patch scenario shall have to be structured as follows.

- I. Power on.
- II. Autonomous first boot (Check-Init Mode).
- III. Autonomous Mode Transition from Check-Init to Stand-By after 6 sec (TBC) after power on.
- IV. Send the TC(9,1).
- V. 8 sec wait to receive the SYNC signal and to let the DES timing synchronisation.
- VI. Send the PT patch TC(206,2) for second boot execution *and* TC(207,1) for delay of autonomous transition to WA-UP2 (the second boot is actally optional).
- VII. Send a up to 5 TC(6,2) with MEM IDs 177, 178, 180, 181, 184 and 185 per second.
- VIII. Repeat step VII until all scheduled patch TCs have been sent.
- IX. Send the PT patch TC(206,2) for warm restart.
- X. Execute all operations requested by the new code just pached.
- XI. Power off.





Issue: 6

119 -

TL 16927

Page: 119 -

#### 7. MARSIS FLASH MEMORY APPROACH


#### 7.1 FM STATES

FM shall have 7 states:

- idle,
- error
- test,
- erase,
- write,
- read,
- full.

## 7.1.1 FM Allowed State Transition

The only allowed state transitions are described in the following diagram.







Project Ref.:

Issue: 6

120 -

TL 16927

Page: 120 -

#### 7.1.2 FM Check at Power-On

At power-on the FM filling state shall be evaluated skimming the memories looking for consecutive data amount fields in the packet data header (cf. §7.7.5), until an empty address m (chip, sector and offset) is reached (empty stand for pattern "FFFF"). Given the structure of the packet data header, the first FM empty address has to be the number m-20 (16-bit-word for each address). If the whole intervall [m-20,m] shall results empty, FM shall enter the IDLE state being m the first address for the next data storage, otherwise it shall enter the ERROR state. If the first FM empty address m-20 shall result greater than the whole FM dept (16 Mbyte), the FM shall enter the FULL state.

#### 7.2 FM IDLE STATE

In idle state FM are ready to be written (write state), dumped (read state), erased (erase state) and tested (test state).

#### 7.3 FM ERROR STATE

FM can enter the error state from test and erase ones, or during the memory check at power on. In the error state FM can be read, tested and erased, but cannot be written.





Issue: 6

121 -

TL 16927

Page: 121 -

#### 7.4 FM TEST STATE

It will be possible to test the HW integrity of the 4 Flash Memories banks during Stand-By Mode. At the receiving of a dedicated TC(206,2), all memory banks, address by address singularly, shall be completely erased, dummy written, reread and erased again. The testing start-end address shall be specified in PT. If a single address cannot be read within timeout, FM shall enter the error state. The test results shall be reported in the HK TM(3,25) (cf. §1.11).

## 7.4.1 TC Handling During Test State

During test, FM cannot be erased, dumped, nor a new test session can be ordered. As a consequence, the TC which induce FM erasing, dumping and testing shall be refused (cf. §1.10).

#### 7.5 FM Erase State

Before writing, Flash Memories have to be erased. Because of this constraint, at the receiving, during Stand-By Mode, of a dedicated TC(206,2), all memory banks, address by address singularly, shall be completely erased, i.e. one filled. The erasing start-end address shall be specified in PT. If a single address cannot be erased within timeout, FM shall enter the error state. The test results shall be reported in the HK TM(3,25) (cf. §1.10).

#### 7.5.1 TC Handling During Erase State

During erase, FM cannot be dumped, tested, nor a new erase session can be ordered. As a consequence, the TC which induce FM dumping, testing and erasing shall be refused (cf. §1.10).

#### 7.6 FM WRITE STATE

#### 7.6.1 FM Data Type





Issue: 6 Page: 122 -

TL 16927

122 -

In Flash Memories shall be stored the following data type:

- raw tracking data,
- raw acquisition and tracking data,
- uncompressed tracking telemetry,
- uncompressed acquisition and tracking telemetry.

### 7.6.2 FM Data Storage Driving

The data storage in Flash Memories shall be requested in each OST line singularly. Bit No 80÷95 shall state the number n\_FM of *consecutive* frames of the OST line itself that has to be stored, while bits No 76÷79 shall determine the data type, according to the following codes.

- A. 0000: no data storage.
- B. 0001: no data storage. Raw input data of the *first tracking frame* after k\_ie frames shall be download in TM(20,3), being k\_ie memorised in PT (Tracking Individual Echoes).
- C. 0010: no data storage. Raw input data of the *first* acquisition frame after k\_ie frames shall be download in TM(20,3), being k\_ie memorised in PT (Acquisition Individual Echoes).
- D. 0011: raw tracking data storage. Raw input data of the first n\_FM tracking frames after k\_FM frames, being k\_FM memorised in PT (acquisition frames shall be skipped in the n\_FM computation, but not in the k\_FM one).
- E. 0100: raw tracking and acquisition data storage. Raw input data of the first n\_FM frames (tracking and acquisition) after k\_FM frames, being k\_FM memorised in PT.
- F. 0101: uncompressed tracking telemetry storage. Entire 32-bit telemetry of the first n\_FM tracking frames after k\_FM frames, being k\_FM memorised in PT





Issue: 6

123 -

TL 16927

Page: 123 -

(acquisition frames shall be skipped in the n\_FM computation, but *not* in the k\_FM one).

- G. 0110: uncompressed tracking *and* acquisition telemetry storage. Entire 32-bit telemetry of the *first* n\_FM frames (tracking and acquisition) after k\_FM frames, being k FM memorised in PT.
- **H.** 0111÷1111: no data storage.

The computation of the number n\_FM is reset at every new OST line, then if the number n\_FM is not reached before the present OST line operations, the remaining frame shall not be acquired during the following one operation. Note that in case of preset tracking operations, cases D and E, and cases F and G are exactly alike. In case D÷G, if n\_FM = 0, no data shall be storaged.

## 7.6.3 Flash Memories Writing Strategy

Regardless the selected Operative Mode, the input data-rate is always higher than the Flash Memories write throughput; that is to say, it is not possible to store directly data into the Flash Memories as soon as they are acquired. Because of this drawback, data shall therefore be stored temporary into the Program and Data RAM of the slave DSPs, before being written into Flash Memories.

Presently, 370176 (TBC) words of Program RAM and 431870 (TBC) words of Data RAM are available on each slave DSP for storing raw data; each DSP shall then be able to store up to (370176 \* 4) + (431870 \* 4) = 3208184 bytes, that shall be organized in a single circular buffer.

Data concerning one or more OST lines, once memorized in the slave DSPs RAM buffer, shall be copied into the Flash Memories during a specific Operative Mode (ID 13), in which no science task shall run. In addition, data copying shall also be executed during all mute PRIs that are not part of a Subsurface Sounding frame.

#### 7.6.4 FM Data Storage Inhibition





Issue: 6

TL 16927

Page: 124 -

124 -

For each single OST line, at every frame, dispositions concerning points D÷G of §1.7.2 shall be ignored, i.e. they shall *not* be executed, if one of the following conditions shall occur.

- ◆ Data moving from RAM buffer (described in §7.7.3) to FM has started but not completed.
- ◆ In the RAM buffer there is not enough empty space to memorise the whole data amount for the present frame.
- ◆ The FM are in the full state.
- One of the previous case has occured for a preceding frame of the *current* OST line.





Issue: 6 Page: 125 -

TL 16927

125 -

#### 7.6.5 FM Data Header

Each group of science data relevant to a single frame, shall be preceded by a header specifying the related operation parameters, according to the following scheme:

PARAMETER	SIZE	code specification
SCET*	48 bit	NA
OST LINE NUMBER	16 bit uint	NA
OST LINE	96 bit	NA
FRAME ID	16 bit uint	NA
1 <sup>st</sup> PRI OF THE FRAME	32 bit uint	NA
SCET FRAME	48 bit	NA
SCET PERICENTER	48 bit	NA
NA	16 bit uint	NA
BAND	2 bit	00: band 1
		01: band 2
		10: band 3
		11: band 4
CHANNEL(S)	2 bit	00: dipole
		01: dipole & monopole (in the order)
		10: monopole
SCIENCE DATA TYPE	2 bit	00: acquisition raw
		01: uncompress acquisition telemetry
		10: tracking raw
		11: uncompress tracking telemetry
SCIENCE DATA AMOUNT	26 bit	NA
(number of 16 bit word)		

Table 7.6-1: Falsh Memories Packed Header

## 7.6.6 FM Data Mapping

In the dedicated RAM memory buffer of each slave DSP, there will be a continuous stream of data referring to the same OST line (H = header, D = data):







Issue: 6

126 -

TL 16927

Page: 126 -

This stream of data shall be copied in the Flash Memories, the whole one contained in slave DSP1 before the whole one in slave DSP2. In order to reduce the data copying time, the four Flash chips shall be written simultaneously. As a consequence, if the k-th 16 bit word of the stream is copied in the chip number c (c = 0,1,2,3), the word k+1-th is copied in the chip number mod(c+1,4), the word k+2-th in the chip number mod(c+2,4), and so on.

#### 7.7 FM READ STATE

During stand-by mode only, FM can be read, i.e. dumped by means of dump TC(6,5) and TM(6,6).

#### 7.8 FM FULL STATE

When not enough free space is left to storage one more frame, FM enter in full state and the transition to write state is inhibited.

### 7.9TC REFUSING DURING FM OPERATIONS

During test and erase states TC(206,2) and TC(6,5) concerning FM further operations shall be refused (cf. §1.5.1 and §1.6.1). As a consequence, TM(1,2) or TM(5,2) shall be generated with FID = 5 and reason = 0x6, i.e. command cannot be executed at this time because the requested operation on FM cannot run, due to another operation already in progress in FM themselves. Note that TC(206,2) and TC(6,5) concerning FM operations don't interrupt FM reading because they are not executed until the carrying out of the TC(6,5) is completed, i.e. until the requested dump TM(6,6) have been transmitted.

#### 7.10HK REPORT PACKET DATA FIELD PARAMETERS

Every 8 second HK TM(3,25) describes the actual FM status, reporting the actual values of proper FM status parameters (cf. Table 4.2-1).





Ref: TL 16927

Project Ref.:

Issue: 6 Page: 127 -

127 -

#### **8 ANNEX1: MEMORY MAPPED REGISTERS**

**PRI COUNTER** 

ADDRESS: 0x00088000

WIDTH: 19 BIT

CONTENTS: NUMBER OF PRI SINCE POWER-ON

ACCESS: READ-ONLY

**OBT REGISTER LSW** 

ADDRESS: 0x00086000

WIDTH: 32 bit

CONTENTS: lower 32 bits of the On-Board Time to be loaded by the TSY pulse

ACCESS: WRITE-ONLY

**OBT REGISTER MSW** 

ADDRESS: 0x00088000

WIDTH: 16 bits

CONTENTS: Most significant Word of the On Board Time to be loaded with the TSY

pulse

ACCESS: WRITE-ONLY

**OBT FREEZE REGISTER LSW** 

ADDRESS: 0x00080000

WIDTH: 32bit

CONTENTS: least significant bits of the counted On-Board Time

ACCESS: READ-ONLY

**OBT FREEZE REGISTER MSW** 

ADDRESS: 0x00082000

WIDTH: 16 bits

CONTENTS: most significant bits of the counted OBT

ACCESS: READ-ONLY

**MLC REGISTER** 





Project Ref.:

Issue: 6 128 - TL 16927

Page: 128 -

ADDRESS: 00084000 WIDTH: 16 bits

CONTENTS: next telecommand word

ACCESS: READ-ONLY

### **TM REGISTER**

ADDRESS: 00084000 WIDTH: 16 bits

CONTENTS: atomic telemetry word to be sent to the S/C

ACCESS: WRITE-ONLY

#### **INTERRUPT FLAG REGISTER**

ADDRESS: 0x00094000 to read

0x00092000 to clear (zero)

WIDTH: 6 bits

CONTENTS: see table

ACCESS: READ/WRITE

Bits	5		Bit4	-		Bit3			Bit	2		Bit1	Bit0	
1: D	SP1		1: DSP2		1: PRF		1: TIMING		G	Not used	1: watchdog	not		
inte	interrupt occurred interrupt occurred		ccurred	interrupt occurred			request occurred				expired			
0:	no	DSP1	0: no DSP2		DSP2	0: no PRF		0: no TIMING		TIMING	Not used	0: watchdog	has	
inte	interrupt interrupt		interr	interrupt			request			expired				

#### **INTERRUPT MASK REGISTER**

ADDRESS: 0x0008E000

WIDTH: 5 bits
CONTENTS: see table
ACCESS: WRITE-ONLY

Bit5	Bit4	Bit3	Bit2	Bit1
וטוט	וטונד	טוט	שונב	ווטונו





Project Ref.:

Issue: 6

Page: 129 -

TL 16927

129 -

1: DSP2	1: DSP1		1: PRF	1: TIMIN	G	Not used	
interrupt masked	interrupt	masked	interrupt maske	t	request i	masked	
0: DSP2 interrupt	0: no	DSP1	0: PRF interru	ot	0:	TIMING	Not used
unmasked	interrupt		unmasked		request		
	unmaske	ed			unmaske	ed	





Project Ref.:

Issue: 6

130 -

TL 16927

. \_ . . . . . . .

Page: 130 -

## **DCG BUFFER REGISTERS**

ADDRESS: 0x00090000
ACCESS: WRITE-ONLY

## Register 1

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		START	FREC	UENC	Y MSB			Χ	Χ	Χ	Χ	Χ	0	0	0
DATA									,	SPARE			Al	DDRES	SS

## Register 2

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		START	ΓFREC	QUENC	Y LSB			Χ	Χ	Χ	Χ	Χ	0	0	1
DATA										SPARE			Α	DDRES	SS

## Register 3

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		STEP	FREQ	UENC	/ MSB			Χ	Χ	Χ	Χ	Х	0	1	0
	STEP FREQUENCY MSB  DATA									SPARE			Α	DDRES	SS

## Register 4

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	STEP FREQUENCY LSB							Χ	Χ	Χ	Χ	Χ	0	1	1
			DA	TA						SPARE			Α	DDRES	SS

## Register 5

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	STEP NUMBER											Χ	1	0	0
	DATA												Α	DDRES	SS

## Register 6

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		ST	ΓΕΡ DL	JRATIC	N			Χ	Χ	Х	Х	Х	1	0	1
DATA									;	SPARE	•		Α	DDRES	SS





Project Ref.:

Issue: 6 131 - TL 16927

Page: 131 -

Writing "0x7" at this address (90000) forces the transmission of the 6 registers contents to the DCG.





Project Ref.:

Issue: 6

132 -

TL 16927

Page: 132 -

#### **WATCHDOG COUNTER**

ADDRESS: 0x00082000

WIDTH: 13bits

CONTENTS: value of time loaded in a counter

ACCESS: WRITE-ONLY

## **OUTPUT REGISTER**

ADDRESS: 0x0008C000

WIDTH: 5 bits CONTENTS: see table

ACCESS: WRITE-ONLY

Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	0: RX switched OFF	0: TX switched OFF	0: DES in Tracking
TBD	TBD	1: TX switched ON	1: TX switched ON	1: DES in Acquisition

#### SYSTEM RESET COMMAND

ADDRESS: 0x00080000

WIDTH: 1

CONTENTS:it is not a register; when writing at that address whichever value, a

reset pulse is issued to the DSP1/DSP2/TIMING boards.

ACCESS: WRITE-ONLY

## Effects of reset pulse on the system:

- DSP1 and DSP2 CPUs are reset
- TIMING FPGA is put in the reset state, just like a power-on
- NOTE: MASTER (C&C) CPU is not reset, neither its FPGA, nor DCG.

## Explicitly NOT reset by this command:

- DC/DC converters ON commands are NOT reset
- Watchdog flag is NOT reset
- PRF counter





Project Ref.: Issue: 6

133 -

TL 16927

Page: 133 -

In order to force a (self-)reset on the MASTER, use the watchdog, by writing a number close to FFFF. But: the watchdog will restart with its flag at 1.





Issue: 6

134 -

TL 16927

Page: 134 -

## **REGISTERS ON TIMING BOARD**

## MODE\_R REGISTER

ADDRESS: 0xAA000 CONTENTS: see table ACCESS: READ/WRITE

Code	PRI	meaning
00h	MUTE	No operation in this PRI, except AIS
10h	SS1-SA	SubSurface mode 1, synthetic aperture
11h	SS2_3-SA	SubSurface mode 2 or 3, synthetic aperture
12h	SS4-SA	SubSurface mode 4, synthetic aperture
13h	SS5-SA	SubSurface mode 5, synthetic aperture
14h	ACQ-1	Acquisition phase, echo to DSP1
15h	ACQ-2	Acquisition phase, echo to DSP2
16h	NPM-1	Noise Passive Measurement, DSP1
17h	NPM-2	Noise Passive Measurement, DSP2
18h	PIG-D-1	Passive Ionosphere Gate, dipole, DSP1
19h	PIG-D-2	Passive Ionosphere Gate, dipole, DSP2
1Ah	PIG-M-1	Passive Ionosphere Gate, monopole, DSP1
1Bh	PIG-M-2	Passive Ionosphere Gate, monopole, DSP2
3Ch	AIS-1	Active Ionosphere Sounding, DSP1
3Dh	AIS-2	Active Ionosphere Sounding, DSP2
1Eh	HWCAL	Calibration
1Fh	REC	Receive only
20h	MUTE AIS	No operation, in AIS

## RX\_DIST1\_R REGISTER

ADDRESS: 0xAA001 CONTENTS: see table





Project Ref.:

Issue: 6

TL 16927

Page: 135 -

135 -

ACCESS: READ/WRITE

register								forr	nat				
	В												В
	15												0
RX_DIST1_R	Num	umber of 2.8MHz intervals form the chirp pulse to the first											
	frequ	uer	су I	LO I	DCG	i triç	ger						





Issue: 6

136 -

TL 16927

Page: 136 -

## **RX\_DIST2\_R REGISTER**

ADDRESS: 0xAA002 CONTENTS: see table ACCESS: READ/WRITE

register								for	mat	İ					
	В														
	15														
RX_DIST2_R	Nu	umber of 2.8MHz intervals from the chirp pulse to the first													
	fred	quer	псу	LO I	DCG	a triç	gger								

## TX\_settings\_f1 REGISTER

ADDRESS: 0xAA003 CONTENTS: see table ACCESS: READ/WRITE

register		format B													
	В														В
	15														0
TX_settings_f1									IOF	PWF	RCT	L_f	XM	IT_S	SE
									1				L_f	1	

IOPWRCTL			
MSB			LSB
IOPWRCTL4	IOPWRCTL3	IOPWRCTL2	IOPWRCTL1

XMIT_SEL		
MSB		LSB
XMIT_SEL3	XMIT_SEL2	XMIT_SEL1





Project Ref.:

Issue: 6

Page: 137 -

TL 16927

137 -





Project Ref.:

Issue: 6 138 - TL 16927

Page: 138 -

TX\_settings\_f2 REGISTER

ADDRESS: 0xAA004 CONTENTS: see table ACCESS: READ/WRITE

register		format														
	В															В
	15															0
TX_settings_f2										IOF	PWF	RCT	L_f	XM	IT_S	SE
										2				L_f	2	

IOPWRCTL			
MSB			LSB
IOPWRCTL4	IOPWRCTL3	IOPWRCTL2	IOPWRCTL1

XMIT_SEL		
MSB		LSB
XMIT_SEL3	XMIT_SEL2	XMIT_SEL1





Issue: 6

139 -

TL 16927

Page: 139 -

## RX\_settings\_f1 REGISTER

ADDRESS: 0xAA005 CONTENTS: see table ACCESS: READ/WRITE

register		format														
	В	В												В		
	15															0
RX_settings_f1			RX	S	АТ	TSE	L_f	1			FILTSEL_f1					
			WF	O												
			S_1	f1												

RXSWPOS	
MSB	LSB
RXSWPOS2	RXSWPOS1

ATT_SEL										
MSB					LSB					
ATT2_SE	ATT2_S	ATT2_S	ATT1_S	ATT1_S	ATT1_S					
L3	EL2	EL1	EL3	EL2	EL1					

FILT_SEL	FILT_SEL											
MSB					LSB							
FILT2_S	FILT2_S	FILT2_S	FILT1_S	FILT1_S	FILT1_S							
EL3	EL2	EL1	EL3	EL2	EL1							

RX\_settings\_f2 REGISTER
ADDRESS: 0xAA006
CONTENTS: see table
ACCESS: READ/WRITE

Register		format												
	В													В
	15													0





Project Ref.:

Issue: 6 140 - TL 16927

Page: 140 -

RX_settings_f2	F	RXS	ATTSEL	_f2	FILTSEL_f2
	١	WPO			
		S_f2			

RXSWPOS	
MSB	LSB
RXSWPOS2	RXSWPOS1





Issue: 6

141 -

TL 16927

Page: 141 -

ATT_SEL										
MSB					LSB					
ATT2_SE	ATT2_S	ATT2_S	ATT1_S	ATT1_S	ATT1_S					
L3	EL2	EL1	EL3	EL2	EL1					

FILT_SEL								
MSB					LSB			
FILT2_S	FILT2_S	FILT2_S	FILT1_S	FILT1_S	FILT1_S			
EL3	EL2	EL1	EL3	EL2	EL1			

See RX\_settings\_f2 register for bit meaning.

## MAX\_ATT REGISTER

ADDRESS: 0xAA007 CONTENTS: see table ACCESS: READ/WRITE

register	format															
	В															В
	15															0
MAX_ATT			RXS			ATTSEL_maxatt					FILTSEL_maxatt					
			WPO													
			S_ma													
			xat	t												





Project Ref.:

Issue: 6

142 -

TL 16927

Page: 142 -

## FLASH\_M REGISTER

ADDRESS: 0xAA008
CONTENTS: see table
ACCESS: READ/WRITE

Register	Format															
	B15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	В0
FLASH_M	Ready/busy					\ <b>A</b>	\ <b>A</b>		<b>A2</b>	<b>A</b> 1	<b>A</b> 1	<b>A</b> 1	<b>A</b> 1	<b>A</b> 1	<b>A</b> 1	<b>A</b> 1
						D1	D0		0	9	8	7	6	5	4	3

AD1	AD0	BANK
0	0	2Mx16 LOW
0	1	2M x 16 midlow
1	0	2M x 16 midhigh
1	1	2Mx16 HIGH

