

## Definitions

RS = Register[IR[25-21]]  
 RT = Register[IR[20-16]]  
 RD = Register[IR[15-11]]

JT = IR[25-0]]  
 IMM = IR[15-0]

OP = IR[5-0]]  
 FUNC = IR[31-26]

## Common RTL

Cycle	Label	RTL	Control
0	Fetch:	PC <= PC + 4 IR <= Mem[PC]	ALUSelA <= 0 ALUSelB <= 001 MemRead_L <= 0 IorD <= 0 IRWrite_H <= 1 PCWrite_H <= 1 PCSource <= 0
1	Decode:	Target <= PC + SEx(Imm << 2)	ALUSelA <= 0 ALUSelB <= 011 TargetWrite_H <= 1
Last	Done:	goto Fetch	

## Memory Read

Cycle	Label	RTL	Control
?	MR:	if MMRESP_H then goto MR_Done	MMREAD_L
?	MR_LOOP:	if MMRESP_H then goto MR_Done else goto MR_Loop	
?	MR_DONE:		

## Memory Write

Cycle	Label	RTL	Control
?	MW:	if MMRESP_H then goto MW_Done	MMWRITE_L
?	MW_LOOP:	if MMRESP_H then goto MW_Done else goto MW_Loop	
?	MW_DONE:		

<b>add</b>	Type	Op (31:26)	Func (5:0)
	R-Type	000000	100000
Cycle	Label	RTL	Control
2	ADD:	ALUOut <= RS + RT	ALUSelA <= 1 ALUSelB <= 000

3		RD <= ALUOut	ALUSelA <= 1 ALUSelB <= 000 RegDst <= 01 MemToReg <= 00 RegWrite_H <= 1
---	--	--------------	---

<b>addi</b>	Type I-Type	Op (31:26) <b>001000</b>	
Cycle	Label	RTL	Control
2	ADDI:	ALUOut <= RS + SEx(Imm)	ALUSelA <= 1 ALUSelB <= 010
3		RT <= ALUOut	ALUSelA <= 1 ALUSelB <= 010 RegDst <= 01 MemToReg <= 00 RegWrite_H <= 1

<b>and</b>	Type R-Type	Op (31:26) <b>000000</b>	Func (5:0) <b>100100</b>
Cycle	Label	RTL	Control
2	AND:	ALUOut <= RS AND RT	ALUSelA <= 1 ALUSelB <= 000
3		RD <= ALUOut	ALUSelA <= 1 ALUSelB <= 000 RegDst <= 01 MemToReg <= 00 RegWrite_H <= 1

<b>andi</b>	Type I-Type	Op (31:26) <b>001100</b>	
Cycle	Label	RTL	Control
2	ANDI:	ALUOut <= RS AND ZEx(Imm)	ALUSelA <= 1 ALUSelB <= 010
3		RT <= ALUOut	ALUSelA <= 1 ALUSelB <= 100 RegDst <= 01 MemToReg <= 00 RegWrite_H <= 1

<b>beq</b>	Type I-Type	Op (31:26) <b>001000</b>	
Cycle	Label	RTL	Control

2	BEQ:	ALUOut $\leq$ RS - RT	ALUSelA $\leq$ 1 ALUSelB $\leq$ 000
3		if (Zero) then PC $\leq$ Target	ALUSelA $\leq$ 1 ALUSelB $\leq$ 000 PCWriteZero_H $\leq$ 1 PCSource $\leq$ 01

<b>bne</b>	Type <b>I-Type</b>	Op (31:26) <b>001001</b>	
<b>Cycle</b>	<b>Label</b>	<b>RTL</b>	<b>Control</b>
2	BNE:	ALUOut $\leq$ RS - RT	ALUSelA $\leq$ 1 ALUSelB $\leq$ 000
3		if (!Zero) PC $\leq$ Target	ALUSelA $\leq$ 1 ALUSelB $\leq$ 000 PCWriteNZero_H $\leq$ 1 PCSource $\leq$ 01

<b>j</b>	Type <b>J-Type</b>	Op (31:26) <b>000010</b>	
<b>Cycle</b>	<b>Label</b>	<b>RTL</b>	<b>Control</b>
2	J:	PC $\leq$ PC[31-28]    (JT $\ll$ 2)	PCWrite_H $\leq$ 1 PCSource $\leq$ 10

<b>jal</b>	Type <b>J-Type</b>	Op (31:26) <b>000011</b>	
<b>Cycle</b>	<b>Label</b>	<b>RTL</b>	<b>Control</b>
2	JAL:	R31 $\leq$ PC PC $\leq$ PC[31-28]    (JT $\ll$ 2)	RegDst $\leq$ 10 MemToReg $\leq$ 10 RegWrite_H $\leq$ 1 PCWrite $\leq$ 1 PCSource $\leq$ 10

<b>jr</b>	Type <b>R-Type</b>	Op (31:26) <b>000000</b>	Func (5:0) <b>001000</b>
<b>Cycle</b>	<b>Label</b>	<b>RTL</b>	<b>Control</b>
2	JR:	PC $\leq$ RS	PCWrite $\leq$ 1 PCSource $\leq$ 11

<b>lui</b>	Type <b>I-Type</b>	Op (31:26) <b>001111</b>	
------------	-----------------------	-----------------------------	--

Cycle	Label	RTL	Control
2	LUI:	$RT \leq IMM \parallel 0^{16}$	$RegDst \leq 00$ $MemToReg \leq 11$ $RegWrite\_H \leq 1$

<b>lw</b>	Type I-Type	Op (31:26) 100011	
Cycle	Label	RTL	Control
2	LW:	$ALUOut \leq RS + IMM$	$ALUSelA \leq 1$ $ALUSelB \leq 010$
3		$RT \leq Mem[ALUOut]$	$MemRead\_L \leq 0$ $IorD = 1$ $ALUSelA \leq 1$ $ALUSelB \leq 010$ $RegDst \leq 00$ $MemToReg \leq 01$ $RegWrite\_H \leq 1$

<b>or</b>	Type R-Type	Op (31:26) 000000	Func (5:0) 100101
Cycle	Label	RTL	Control
2	OR:	$ALUOut \leq RT \text{ OR } RS$	$ALUSelA \leq 1$ $ALUSelB \leq 000$
3		$RD \leq ALUOut$	$ALUSelA \leq 1$ $ALUSelB \leq 000$ $RegDst \leq 01$ $MemToReg \leq 00$ $RegWrite\_H \leq 1$

<b>ori</b>	Type I-Type	Op (31:26) 001101	
Cycle	Label	RTL	Control
2	ORI:	$ALUOut \leq RT \text{ OR } ZEx(IMM)$	$ALUSelA \leq 1$ $ALUSelB \leq 010$
3		$RD \leq ALUOut$	$ALUSelA \leq 1$ $ALUSelB \leq 100$ $RegDst \leq 01$ $MemToReg \leq 00$ $RegWrite\_H \leq 1$

<b>sll</b>	Type R-Type	Op (31:26) 000000	Func (5:0) 000000
------------	----------------	----------------------	----------------------

Cycle	Label	RTL	Control
2	SLL:	ALUOut <= RT << IR[10-6]	ALUSelA <= 1 ALUSelB <= 100
3		RD <= ALUOut	ALUSelA <= 1 ALUSelB <= 100 RegDst <= 01 MemToReg <= 00 RegWrite_H <= 1

<b>slt</b> Type Op (31:26) Func (5:0) R-Type 000000 101010			
Cycle	Label	RTL	Control
2	SLT:	if (RS < RT) then ALUOut = 1 else ALUOut = 0	ALUSelA <= 1 ALUSelB <= 000
3		RD <= ALUOut	ALUSelA <= 1 ALUSelB <= 000 RegDst <= 01 MemToReg <= 00 RegWrite_H <= 1

<b>slti</b> Type Op (31:26) I-Type 101010			
Cycle	Label	RTL	Control
2	SLTI:	if (RS < SEx(IMM)) then ALUOut = 1 else ALUOut = 0	ALUSelA <= 1 ALUSelB <= 010
3		RD <= ALUOut	ALUSelA <= 1 ALUSelB <= 010 RegDst <= 01 MemToReg <= 00 RegWrite_H <= 1

<b>srl</b> Type Op (31:26) Func (5:0) R-Type 000000 000010			
Cycle	Label	RTL	Control
2	SRL:	ALUOut <= RT >> IR[10-6]	ALUSelA <= 1 ALUSelB <= 100
3		RD <= ALUOut	ALUSelA <= 1 ALUSelB <= 100 RegDst <= 01 MemToReg <= 00 RegWrite_H <= 1

<b>sub</b>	Type <b>R-Type</b>	Op (31:26) <b>000000</b>	Func (5:0) <b>100010</b>
Cycle	Label	RTL	Control
2	SUB:	ALUOut $\leq$ RS - RT	ALUSelA $\leq$ 1 ALUSelB $\leq$ 000
3		RD $\leq$ ALUOut	ALUSelA $\leq$ 1 ALUSelB $\leq$ 000 RegDst $\leq$ 01 MemToReg $\leq$ 00 RegWrite_H $\leq$ 1

<b>SW</b>	Type Op (31:26) <b>I-Type 100011</b>		
<b>Cycle</b>	<b>Label</b>	<b>RTL</b>	<b>Control</b>
2	SW:	ALUOut <= RS + IMM	ALUSelA <= 1 ALUSelB <= 010
3		Mem[ALUOut] <= RT	MemWrite IorD = 1 ALUSelA <= 1 ALUSelB <= 010 RegDst <= 00 MemToReg <= 01