

Lab 6 Report

Name: Mert Can Bilgin

Student ID: 2453025

EXPERIMENTAL RESULTS

6.3 DATAPATH DESIGN

D FLIP-FLOP DESIGN

```
1 module d_flip_flop(Q, D, Clk);
2 
3 output Q;
4 input D, Clk;
5 reg Q = 0;
6 
7 always @(posedge Clk)
8 Q <= D;
9 
10 endmodule</pre>
```

Figure 1: Verilog Code of D Flip-Flop

```
module d flip flop tb();
1
2
3
   wire Q;
4
   reg D, Clk;
5
 6
  d flip flop DUT(Q, D, Clk);
7
8
   always #50 Clk = \simClk;
9
10 initial
11 ⊟begin
12 |Clk = 0;
13
   D = 1'b0; #100;
   D = 1'b1; #100;
14
15
   D = 1'b1; #100;
16
   D = 1'b0; #100;
17
   end
18
   endmodule
```

Figure 2: TestBench of D Flip-Flop




Figure 3: Simulation Results of DFF

- I have implemented the D flip-flop by using behavioral approach.
- I wrote a testbench to be ensure that my results are correct, then I simulated it.
- For example, when clock is rising we see the output's value is the same as input value.
- Therefore, the results are correct.
- I will use this DFF in order to design 4-bit register.

4-Bit Register Design

```
🔐 C:/Users/mertc/Desktop/fourbitRegister/fourbitRegister.v (/fourbi
 Ln#
  1
       module fourbitRegister(Q, D, Clk);
  2
  3
        output [3:0] Q;
  4
        input [3:0] D;
  5
        input Clk;
  6
  7
        d flip flop f3(Q[3], D[3], Clk);
  8
        d flip flop f2(Q[2], D[2], Clk);
        d flip flop fl(Q[1], D[1], Clk);
  9
        d flip flop f0(Q[0], D[0], Clk);
 10
        endmodule
 11
 12
```

Figure 4: Verilog Code of 4-bit Register

```
C:/Users/mertc/Desktop/fourbitRegister/fourbitRegister_tb.
 Ln#
 1
       module fourbitRegister tb();
 2
       wire [3:0] Q;
       reg [3:0] D;
 3
 4
       reg Clk;
 5
 6
       fourbitRegister DUT(Q, D, Clk);
 7
       always #50 Clk = ~Clk;
 8
 9
10
       initial
11
       begin
12
       Clk = 0;
13
       D = 4'b00000; #100;
       D = 4'b0001; #100;
14
       D = 4'b0010; #100;
15
16
       D = 4'b0011; #100;
       D = 4'b0100; #100;
17
       D = 4'b0101; #100;
18
19
       D = 4'b0110; #100;
       D = 4'b0111; #100;
20
       D = 4'b1000; #100;
21
22
       D = 4'b1001; #100;
23
       D = 4'b1010; #100;
       D = 4'b1011; #100;
24
       D = 4'b1100; #100;
25
26
       D = 4'b1101; #100;
27
       D = 4'b1110; #100;
       D = 4'b1111; #100;
28
29
       end
30
       endmodule
```

Figure 5: TestBench of 4-bit Register




Figure 6: Simulation Results of 4-bit Register

- I have used four DFF to design a 4-bit register.
- I wrote a testbench to be ensure that my results are correct, then I simulated it.
- For example, when clock is rising from '0' to '1', the output value is updated according to input value.
- Therefore, the results are correct.
- I will use five 4-bit register in my top-level design. These register will help to design a fibonacci series calculator.

2x1 Multiplexer Design

```
C:/Users/mertc/Desktop/twoXoneMux/twoXoneMux.v (/two
Ln#

1     module twoXoneMux(F, A, B, S);
2     3     output [3:0] F;
4     input [3:0] A, B;
5     input S;
6     assign F = (S) ? B:A;
8     endmodule
```

Figure 7: Verilog Code of 2x1 Multiplexer

```
C:/Users/mertc/Desktop/twoXoneMux/twoXoneMux_tb.v (/twoXoneMux_tb) - [
 Ln#
 1
      module twoXoneMux tb();
      wire [3:0] F;
 3
       reg [3:0] A, B;
 4
       reg S;
 5
 6
       twoXoneMux DUT(F, A, B, S);
 7
 8
      initial
       A = 4'b0000; B = 4'b0001; S = 1'b0; #100;
10
       A = 4'b0000; B = 4'b0001; S = 1'b1; #100;
11
12
       end
13
      endmodule
14
```

Figure 8: TestBench of 2x1 Multiplexer




Figure 9: Simulation Results of 2x1 Mux

- I have designed a 2x1 multiplexer by using behavioral approach.
- I have written a testbench to be ensure that my results are correct.
- As we can see in the Figure 9, when S is 0, it selects A, otherwise it selects B.
- Therefore, my results are correct.
- I will use five 2x1 mux in the top-level design. Four of them will decide whether the registers' value is updated or not. One of them will decide whether the data is stored or the new data(count) is stored in registers.

2-to-4 Line Decoder Design

```
C:/Users/mertc/Desktop/twoXfourDecoder/twoXfourDecoder.v (/twoXfourDec
  1
      module twoXfourDecoder(wrt addr, F);
  2
       input [1:0] wrt addr;
  3
       output [3:0] F;
  4
  5
       reg [3:0] F = 4'b0000;
  6
  7
       always @(wrt addr)
  8
       begin
       if(wrt addr == 2'b00) F <= 4'b0001;
  9
 10
       else if(wrt addr == 2'b01) F <= 4'b0010;
       else if (wrt addr == 2'b10) F <= 4'b0100;
 11
 12
       else if (wrt addr == 2'bll) F = 4'bl000;
 13
 14
       endmodule
```

Figure 10:Verilog Code of 2-to-4 Line Decoder

```
C:/Users/mertc/Desktop/twoXfourDecoder/twoXfourDecoder_tb.v (/
 Ln#
 1
      module twoXfourDecoder tb();
 2
      reg [1:0] wrt addr;
 3
      wire [3:0] F;
 4
 5
      twoXfourDecoder DUT(wrt addr, F);
 6
 7
      initial
 8
      begin
        wrt_addr = 2'b00; #100;
 9
        wrt_addr = 2'b01; #100;
10
        wrt addr = 2'b10; #100;
11
12
        wrt addr = 2'bl1; #100;
13
      end
14
       endmodule
```

Figure 11: TestBench of 2-to-4 Line Decoder




Figure 12: Simulation Results of 2-to-4 Line Decoder

- I have implemented the decoder by using behavioral approach.
- I have writtent a testbench to be ensure that my results are correct, then I simulated it.
- According to the manual, 00->0001, 01->0010, 10->0100, and 11->1000 the inputs and outputs have to be like that. Hence, we can see the same thing in the simulation results, so it is correct.
- I will connect output of the decoder with wrt_en to selection of 2x1 multiplexers. By doing that, registers can be updated correctly.

4x1 Multiplexer Design

```
C:/Users/mertc/Desktop/fourXoneMux/fourXoneMux.v (/fourXoneMux_
        module fourXoneMux(F, A, B, C, D, S);
  1
  2
  3
        output reg [3:0] F;
        input [3:0] A, B, C, D;
  4
  5
        input [1:0] S;
  6
  7
        always @(A, B, C, D, S)
  8
        begin
        case(S)
  9
        2'b00: F = A;
 10
 11
        2'b01: F = B;
 12
        2'b10: F = C;
 13
        2'b11: F = D;
 14
        endcase
 15
        end
        endmodule
 16
```

Figure 13: Verilog Code of 4x1 Multiplexer

```
🌅 C:/Users/mertc/Desktop/fourXoneMux/fourXoneMux_tb.v (/fourXoneMux_tb) - Default 💳
 Ln#
 1
       module fourXoneMux tb();
 2
 3
       wire [3:0] F;
 4
       reg [3:0] A, B, C, D;
 5
       reg [1:0] S;
 6
 7
       fourXoneMux DUT(F, A, B, C, D, S);
 8
 9
       initial
10
       begin
         A = 4'b0000; B = 4'b0001; C = 4'b0010; D = 4'b0011; S = 2'b00; #100;
11
         A = 4'b0000; B = 4'b0001; C = 4'b0010; D = 4'b0011; S = 2'b01; #100;
12
         A = 4'b0000; B = 4'b0001; C = 4'b0010; D = 4'b0011; S = 2'b10; #100;
13
14
         A = 4'b0000; B = 4'b0001; C = 4'b0010; D = 4'b0011; S = 2'b11; #100;
15
       end
16
       endmodule
17
```

Figure 14: TestBench of 4x1 Multiplexer




Figure 15: Simulation Results of 4x1 Multiplexer

- I have implemented the 4x1 multiplexer by using behavioral approach.
- I have written a testbench to be ensure that my results are correct, then I simulated it.
- As we can see in the Figure 15, when S is 00, it selects A,; when S is 01, it selects B; when S = 10, it selects C; when S = 11, it selects D. Therefore, the results are correct.
- I will use two 4x1 multiplexer in my top-level design. They will decide the inputs of ALU, according to the signal coming from rd_addr1 and rd_addr2. Also, their inputs will be the output of 4-bit registers.

ALU Design

```
💽 C:/Users/mertc/Desktop/ALU/ALU.v (/ALU_tb/DUT) - Default 💳
  1
        module ALU(Rxx, Ryy, opcode, data, zero_flag);
  2
  3
        output [3:0] data;
  4
        output zero_flag;
  5
        input [3:0] Rxx, Ryy;
  6
  7
        input [2:0] opcode;
  8
  9
       reg [3:0] data;
 10
       reg zero_flag;
 11
 12
       always@(*)
 13
       begin
 14
        case (opcode)
        3'b000: data <= 4'b0000; //DON'T CARE
 15
        3'b001: data <= 4'b0001; //set Rxx to 1
 16
        3'b010: data <= Rxx + 1'b1; //Rxx + 1
 17
        3'b011: data <= Rxx - 1'b1; //Rxx - 1
 18
        3'b100: data <= Rxx; //it doesn't do anything, mux will choose 4-bit count
 19
 20
        3'b101: data <= Rxx; //it just pass through
        3'b110: data <= Rxx + Ryy; //add
 21
        3'blll: data <= Ryy;//copy
 22
 23
        endcase
 24
        end
 25
 26
        always@(data)
 27
       begin
       if(data == 4'b0000) zero_flag <= 1;</pre>
 28
       else zero_flag <= 0;</pre>
 29
 30
        end
 31
 32
        endmodule
```

Figure 16: Verilog Code of ALU

```
C:/Users/mertc/Desktop/ALU/ALU_tb.v (/ALU_tb) - Default
 Ln#
 1
      module ALU tb();
 2
 3
      wire [3:0] data;
 4
      wire zero flag;
 5
      reg [3:0] Rxx, Ryy;
 6
 7
      reg [2:0] opcode;
 8
 9
      ALU DUT(Rxx, Ryy, opcode, data, zero flag);
10
11
      always
12
      begin
13
        Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b000; #50;
        Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b001; #50;
14
        Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b010; #50;
15
16
        Rxx = 4'b0100; Rvv = 4'b0010; opcode = 3'b011; #50;
17
        Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b100; #50;
        Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b101; #50;
18
        Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b110; #50;
19
        Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b111; #50;
20
21
22
      endmodule
```

Figure 17: TestBench of ALU




Figure 18: Simulation Results of ALU

- I have implemented the ALU by using behavioral approach.
- I have written a testbench to be ensure that my results are correct, then I simulated it.
- ALU performs the operations according to opcode input, the instructions is specified in Table 2 in the manual.
- For example, between 300ps and 400ps the opcode is 110, so it performs addition of Rxx and Ryy. Rxx is 0100 and Ryy is 0010, and the sum is 0110. Moreover, we can see an output zero_flag. It is '1' only when the output of ALU is 0000 as we can see it in 0ps and 400ps.
- Therefore, my results are correct.
- I connected the output of ALU to negedge 4-bit register to avoid delay.

TOP-LEVEL DESIGN (FIBO_DATAPATH)

```
module FIBO_DATAPATH(wrt_addr, wrt_en, clk, load_data, rd_addr1, rd_addr2, alu_opcode, count, zero_flag, data);
      output [3:0] data;
      output zero_flag;
     input [3:0] count;
input [2:0] alu_opcode;
input [1:0] wrt_addr, rd_addr1, rd_addr2;
 4
     input wrt_en, clk, load_data;
wire [3:0] deco;//output of the decoder
     wire [3:0] andgates; //output of and gates
wire [3:0] MUXLO, MUXL1, MUXL2, MUXL3; //output of 2x1 muxs
wire [3:0] DFFL0, DFFL1, DFFL2, DFFL3; //output of dffs
10
     wire
     wire
              [3:0] Rxx, Ryy;
     wire [3:0] outputofALU; wire [3:0] bottomMux;
     wire [3:0] outputofBottomDFF;
     twoXfourDecoder U1(wrt_addr, deco);
16
      //and gates
     and Al(andgates[3], deco[3], wrt_en);
and A2(andgates[2], deco[2], wrt_en);
and A3(andgates[1], deco[1], wrt_en);
19
21
      and A4(andgates[0], deco[0], wrt en);
22
      //top 2x1 muxs
      twoXoneMux M3(MUXL3, bottomMux, DFFL3, andgates[3]);
      twoXoneMux M2(MUXL2, bottomMux, DFFL2, andgates[2]);
twoXoneMux M1(MUXL1, bottomMux, DFFL1, andgates[1]);
twoXoneMux M0(MUXL0, bottomMux, DFFL0, andgates[0]);
24
25
27
28
      //Registers
      fourbitRegister RO(DFFL3, MUXL3, clk);
      fourbitRegister R1(DFFL2, MUXL2, clk);
30
      fourbitRegister R2(DFFL1, MUXL1, clk);
      fourbitRegister R3(DFFL0, MUXL0, clk);
31
      fourXoneMux F1(Rxx, DFFL3, DFFL2, DFFL1, DFFL0, rd_addr1);
fourXoneMux F2 (Ryy, DFFL3, DFFL2, DFFL1, DFFL0, rd_addr2);
33
34
     ALU GO(Rxx, Ryy, alu_opcode, outputofALU, zero_flag); //bottom 2x1 mux
36
      //it needs to be negedge because of the delay issue
     fourbitRegister R4(outputofBottomDFF, outputofALU, ~clk);
twoXoneMux M4(bottomMux, count, outputofBottomDFF, load data);
39
40
      assign data = outputofBottomDFF;
42 endmodule
```

Figure 19: Verilog Code of Top-Level Design

```
module TB FIBO DATAPATH();
                                         req [3:0] count;
                                     reg [1:0] wrt_addr,rd_addr1,rd_addr2;
reg [2:0] alu_op;
       4
5
6
7
                                     reg clk,wrt_en,load_data;
                                     wire [3:0] data;
                                    wire zero flag;
FIBO_DATAPATH_DUT (wrt_addr,wrt_en,clk,load_data,rd_addr1,rd_addr2,alu_op,count,zero_flag,data);
 10
 11
12
                                   always begin
13
14
15
                                               wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b01; rd_addr2=2'b10; alu_op= 3'b010; count= 4'b1101; #100;
wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b10; rd_addr2=2'b10; alu_op= 3'b011; count= 4'b1001; #100;
wrt_addr= 2'b11; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b00; alu_op= 3'b110; count= 4'b1010; #100;
wrt_addr= 2'b00; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b10; rd_addr2=2'b11; alu_op= 3'b10; count= 4'b1010; #100;
wrt_addr= 2'b01; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b10; rd_addr2=2'b01; alu_op= 3'b111; count= 4'b0100; #100;
wrt_addr= 2'b00; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b10; rd_addr2=2'b01; alu_op= 3'b101; count= 4'b0100; #100;
wrt_addr= 2'b00; wrt_en=1'b0; load_data= 1'b1; rd_addr1=2'b00; rd_addr2=2'b01; alu_op= 3'b101; count= 4'b1001; #100;
wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b11; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b01; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b01; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b01; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b01; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b01; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b01; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b11; rd_addr2=2'b01; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b2; load_data= 1'b2; rd_addr1=2'b11; rd_addr2=2'b01; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b2; load_data= 1'b2; rd_addr1=2'b11; rd_addr2=2'b01; alu_op= 3'b010; count= 4'b1000; #100;
wrt_addr= 2'b11; wrt_en=1'b2; load_data= 1'b2; rd_add
18
19
20
21
22
23
24
25
26 = 27
28
                                 always begin
clk=0; #50;
clk=1; #50;
 30 endmodule
```

Figure 20: TestBench of Top-Level Design




Figure 21: Simulation Results of Top-Level Design

- I have implemented the top-level design by using hierarchical design approach.
- I have written a testbench to be ensure that my results are correct, then I simulated it.
- There are eight inputs in the top-level design which are wrt_addr, wrt_en, clk, load_data, rd_addr1, rd_addr2, alu_opcode and count. Also, there is two output which are data and zero_flag.
- wrt addr works with wrt en, they decide which register's value is updated.
- If load data is '1', register will be updated according to the value of count input.
- According to rd_add1 and rd_addr2, 4x1 multiplexers send their outputs to ALU.
- alu_opcode decides which operation is performed in ALU.
- The data is updated according to negedges, but the registers are updated according to posedge.
- For instance, we can trace the simulation result between 300ps and 400ps. wrt_addr is 00, so output of the decoder will be 0001, in 350ps the wrt_en is 1, so the register R1 is updated at that time. R2, R3, R4 will take the value of count in 250ps because load_data is '1'. Now, we need to look at the outputs of 4x1 multiplexers. rd_addr1 is 00, and rd_add2 is 11, so Rxx will be R1 and Ryy will be R4. In this situation, R1 and R2 are 1001 because load_data is '1'. The opcode is "010", so the incrementation will be performed. "1001" + "0001" is "1010", as we can see in the Figure 21.
- Therefore, the results are correct.
- I will use this datapath to design a FSM in lab 7.