



## Lab 6 Report

Name: Mert Can Bilgin

Student ID: 2453025


## EXPERIMENTAL RESULTS

### 6.3 DATAPATH DESIGN

#### D FLIP-FLOP DESIGN

```
1 module d_flip_flop(Q, D, Clk);
2
3 output Q;
4 input D, Clk;
5 reg Q = 0;
6
7 always @(posedge Clk)
8 Q <= D;
9
10 endmodule
```

Figure 1: Verilog Code of D Flip-Flop



```
1 module d_flip_flop_tb();
2
3 wire Q;
4 reg D, Clk;
5
6 d_flip_flop DUT(Q, D, Clk);
7
8 always #50 Clk = ~Clk;
9
10 initial
11 begin
12 Clk = 0;
13 D = 1'b0; #100;
14 D = 1'b1; #100;
15 D = 1'b1; #100;
16 D = 1'b0; #100;
17 end
18 endmodule
```

Figure 2: TestBench of D Flip-Flop




Figure 3: Simulation Results of DFF

### Comments:

- I have implemented the D flip-flop by using behavioral approach.
- I wrote a testbench to ensure that my results are correct, then I simulated it.
- For example, when the clock is rising, we see the output's value is the same as the input value.
- Therefore, the results are correct.
- I will use this DFF in order to design a 4-bit register.

### 4-Bit Register Design

```

C:/Users/mertc/Desktop/fourbitRegister/fourbitRegister.v (/fourbi
Ln#
1  module fourbitRegister(Q, D, Clk);
2
3  output [3:0] Q;
4  input [3:0] D;
5  input Clk;
6
7  d_flip_flop f3(Q[3], D[3], Clk);
8  d_flip_flop f2(Q[2], D[2], Clk);
9  d_flip_flop f1(Q[1], D[1], Clk);
10 d_flip_flop f0(Q[0], D[0], Clk);
11 endmodule
12

```

Figure 4: Verilog Code of 4-bit Register

```

C:/Users/mertc/Desktop/fourbitRegister/fourbitRegister_tb
Ln#
1  module fourbitRegister_tb();
2  wire [3:0] Q;
3  reg [3:0] D;
4  reg Clk;
5
6  fourbitRegister DUT(Q, D, Clk);
7
8  always #50 Clk = ~Clk;
9
10 initial
11 begin
12 Clk = 0;
13 D = 4'b0000; #100;
14 D = 4'b0001; #100;
15 D = 4'b0010; #100;
16 D = 4'b0011; #100;
17 D = 4'b0100; #100;
18 D = 4'b0101; #100;
19 D = 4'b0110; #100;
20 D = 4'b0111; #100;
21 D = 4'b1000; #100;
22 D = 4'b1001; #100;
23 D = 4'b1010; #100;
24 D = 4'b1011; #100;
25 D = 4'b1100; #100;
26 D = 4'b1101; #100;
27 D = 4'b1110; #100;
28 D = 4'b1111; #100;
29 end
30 endmodule

```

Figure 5: TestBench of 4-bit Register





Figure 6: Simulation Results of 4-bit Register

### Comments:


- I have used four DFF to design a 4-bit register.
- I wrote a testbench to be ensure that my results are correct, then I simulated it.
- For example, when clock is rising from '0' to '1', the output value is updated according to input value.
- Therefore, the results are correct.
- I will use five 4-bit register in my top-level design. These register will help to design a fibonacci series calculator.

### 2x1 Multiplexer Design



```
C:/Users/mertc/Desktop/twoXoneMux/twoXoneMux.v (/twoXoneMux.v)
Ln#
1  module twoXoneMux(F, A, B, S);
2
3  output [3:0] F;
4  input [3:0] A, B;
5  input S;
6
7  assign F = (S) ? B:A;
8  endmodule
-
```

Figure 7: Verilog Code of 2x1 Multiplexer



```
C:/Users/mertc/Desktop/twoXoneMux/twoXoneMux_tb.v (/twoXoneMux_tb.v)
Ln#
1  module twoXoneMux_tb();
2  wire [3:0] F;
3  reg [3:0] A, B;
4  reg S;
5
6  twoXoneMux DUT(F, A, B, S);
7
8  initial
9  begin
10 A = 4'b0000; B = 4'b0001; S = 1'b0; #100;
11 A = 4'b0000; B = 4'b0001; S = 1'b1; #100;
12 end
13 endmodule
14
```

Figure 8: TestBench of 2x1 Multiplexer





Figure 9: Simulation Results of 2x1 Mux

### Comments:

- I have designed a 2x1 multiplexer by using behavioral approach.
- I have written a testbench to ensure that my results are correct.
- As we can see in the Figure 9, when S is 0, it selects A, otherwise it selects B.
- Therefore, my results are correct.
- I will use five 2x1 mux in the top-level design. Four of them will decide whether the registers' value is updated or not. One of them will decide whether the data is stored or the new data(count) is stored in registers.


## 2-to-4 Line Decoder Design



The screenshot shows a Verilog module named `twoXfourDecoder` with two inputs, `wrt_addr` (2 bits) and `F` (4 bits). It contains a register `F` initialized to `4'b0000`. An `always` block triggered by `wrt_addr` contains an `if-else` statement that assigns values to `F` based on the input `wrt_addr`: `2'b00` results in `4'b0001`, `2'b01` in `4'b0010`, `2'b10` in `4'b0100`, and `2'b11` in `4'b1000`.

```
Ln# 1 module twoXfourDecoder(wrt_addr, F);
Ln# 2 input [1:0] wrt_addr;
Ln# 3 output [3:0] F;
Ln# 4
Ln# 5 reg [3:0] F = 4'b0000;
Ln# 6
Ln# 7 always @(wrt_addr)
Ln# 8 begin
Ln# 9 if(wrt_addr == 2'b00) F <= 4'b0001;
Ln#10 else if(wrt_addr == 2'b01) F <= 4'b0010;
Ln#11 else if(wrt_addr == 2'b10) F <= 4'b0100;
Ln#12 else if(wrt_addr == 2'b11) F <= 4'b1000;
Ln#13 end
Ln#14 endmodule
```

Figure 10: Verilog Code of 2-to-4 Line Decoder



The screenshot shows a TestBench module named `twoXfourDecoder_tb`. It declares a register `wrt_addr` (2 bits) and a wire `F` (4 bits). An instance of the decoder module, `DUT`, is created. An `initial` block contains a `begin` block with four assignments to `wrt_addr` with a delay of 100 time units: `2'b00`, `2'b01`, `2'b10`, and `2'b11`.

```
Ln# 1 module twoXfourDecoder_tb();
Ln# 2 reg [1:0] wrt_addr;
Ln# 3 wire [3:0] F;
Ln# 4
Ln# 5 twoXfourDecoder DUT(wrt_addr, F);
Ln# 6
Ln# 7 initial
Ln# 8 begin
Ln# 9 wrt_addr = 2'b00; #100;
Ln#10 wrt_addr = 2'b01; #100;
Ln#11 wrt_addr = 2'b10; #100;
Ln#12 wrt_addr = 2'b11; #100;
Ln#13 end
Ln#14 endmodule
```

Figure 11: TestBench of 2-to-4 Line Decoder





Figure 12: Simulation Results of 2-to-4 Line Decoder

### Comments:

- I have implemented the decoder by using behavioral approach.
- I have written a testbench to ensure that my results are correct, then I simulated it.
- According to the manual, 00→0001, 01→0010, 10→0100, and 11→1000 the inputs and outputs have to be like that. Hence, we can see the same thing in the simulation results, so it is correct.
- I will connect output of the decoder with wrt\_en to selection of 2x1 multiplexers. By doing that, registers can be updated correctly.




## 4x1 Multiplexer Design



The screenshot shows a Verilog module named `fourXoneMux` with inputs `A`, `B`, `C`, `D` (4-bit) and `S` (2-bit), and output `F` (4-bit). The code uses a `case` statement to select the output based on the select input `S`.

```
1  module fourXoneMux(F, A, B, C, D, S);
2
3  output reg [3:0] F;
4  input [3:0] A, B, C, D;
5  input [1:0] S;
6
7  always @(A, B, C, D, S)
8  begin
9  case (S)
10  2'b00: F = A;
11  2'b01: F = B;
12  2'b10: F = C;
13  2'b11: F = D;
14  endcase
15  end
16  endmodule
17
```

Figure 13: Verilog Code of 4x1 Multiplexer



The screenshot shows a TestBench module named `fourXoneMux_tb`. It instantiates the `fourXoneMux` module as `DUT`. The testbench sets initial values for inputs `A`, `B`, `C`, `D`, and `S` and applies four test cases for the select input `S` (00, 01, 10, 11) with a delay of 100 time units.

```
1  module fourXoneMux_tb();
2
3  wire [3:0] F;
4  reg [3:0] A, B, C, D;
5  reg [1:0] S;
6
7  fourXoneMux DUT(F, A, B, C, D, S);
8
9  initial
10 begin
11  A = 4'b0000; B = 4'b0001; C = 4'b0010; D = 4'b0011; S = 2'b00; #100;
12  A = 4'b0000; B = 4'b0001; C = 4'b0010; D = 4'b0011; S = 2'b01; #100;
13  A = 4'b0000; B = 4'b0001; C = 4'b0010; D = 4'b0011; S = 2'b10; #100;
14  A = 4'b0000; B = 4'b0001; C = 4'b0010; D = 4'b0011; S = 2'b11; #100;
15  end
16  endmodule
17
```

Figure 14: TestBench of 4x1 Multiplexer




Figure 15: Simulation Results of 4x1 Multiplexer

### Comments:

- I have implemented the 4x1 multiplexer by using behavioral approach.
- I have written a testbench to ensure that my results are correct, then I simulated it.
- As we can see in the Figure 15, when S is 00, it selects A; when S is 01, it selects B; when S = 10, it selects C; when S = 11, it selects D. Therefore, the results are correct.
- I will use two 4x1 multiplexer in my top-level design. They will decide the inputs of ALU, according to the signal coming from rd\_addr1 and rd\_addr2. Also, their inputs will be the output of 4-bit registers.

## ALU Design

```
C:/Users/mertc/Desktop/ALU/ALU.v (/ALU_tb/DUT) - Default
Ln#
1  module ALU(Rxx, Ryy, opcode, data, zero_flag);
2
3  output [3:0] data;
4  output zero_flag;
5
6  input [3:0] Rxx, Ryy;
7  input [2:0] opcode;
8
9  reg [3:0] data;
10 reg zero_flag;
11
12 always@(*)
13 begin
14 case(opcode)
15 3'b000: data <= 4'b0000; //DON'T CARE
16 3'b001: data <= 4'b0001; //set Rxx to 1
17 3'b010: data <= Rxx + 1'b1; //Rxx + 1
18 3'b011: data <= Rxx - 1'b1; //Rxx - 1
19 3'b100: data <= Rxx; //it doesn't do anything, mux will choose 4-bit count
20 3'b101: data <= Rxx; //it just pass through
21 3'b110: data <= Rxx + Ryy; //add
22 3'b111: data <= Ryy; //copy
23 endcase
24 end
25 |
26 always@(data)
27 begin
28 if(data == 4'b0000) zero_flag <= 1;
29 else zero_flag <= 0;
30 end
31
32 endmodule
33
```

Figure 16: Verilog Code of ALU

```

C:/Users/mertc/Desktop/ALU/ALU_tb.v (/ALU_tb) - Default
Ln#
1  module ALU_tb();
2
3  wire [3:0] data;
4  wire zero_flag;
5
6  reg [3:0] Rxx, Ryy;
7  reg [2:0] opcode;
8
9  ALU DUT(Rxx, Ryy, opcode, data, zero_flag);
10
11 always
12 begin
13   Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b000; #50;
14   Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b001; #50;
15   Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b010; #50;
16   Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b011; #50;
17   Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b100; #50;
18   Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b101; #50;
19   Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b110; #50;
20   Rxx = 4'b0100; Ryy = 4'b0010; opcode = 3'b111; #50;
21 end
22 endmodule

```

Figure 17: TestBench of ALU




Figure 18: Simulation Results of ALU

## Comments:

- I have implemented the ALU by using behavioral approach.
- I have written a testbench to ensure that my results are correct, then I simulated it.
- ALU performs the operations according to opcode input, the instructions are specified in Table 2 in the manual.
- For example, between 300ps and 400ps the opcode is 110, so it performs addition of Rxx and Ryy. Rxx is 0100 and Ryy is 0010, and the sum is 0110. Moreover, we can see an output zero\_flag. It is '1' only when the output of ALU is 0000 as we can see in 0ps and 400ps.
- Therefore, my results are correct.
- I connected the output of ALU to a negedge 4-bit register to avoid delay.

## TOP-LEVEL DESIGN (FIBO\_DATAPATH)

```

1 module FIBO_DATAPATH(wrt_addr, wrt_en, clk, load_data, rd_addr1, rd_addr2, alu_opcode, count, zero_flag, data);
2 output [3:0] data;
3 output zero_flag;
4 input [3:0] count;
5 input [2:0] alu_opcode;
6 input [1:0] wrt_addr, rd_addr1, rd_addr2;
7 input wrt_en, clk, load_data;
8 wire [3:0] deco; //output of the decoder
9 wire [3:0] andgates; //output of and gates
10 wire [3:0] MUXL0, MUXL1, MUXL2, MUXL3; //output of 2x1 muxs
11 wire [3:0] DFFL0, DFFL1, DFFL2, DFFL3; //output of dffs
12 wire [3:0] Rxx, Ryy;
13 wire [3:0] outputofALU;
14 wire [3:0] bottomMux;
15 wire [3:0] outputofBottomDFF;
16 twoXfourDecoder U1(wrt_addr, deco);
17 //and gates
18 and A1(andgates[3], deco[3], wrt_en);
19 and A2(andgates[2], deco[2], wrt_en);
20 and A3(andgates[1], deco[1], wrt_en);
21 and A4(andgates[0], deco[0], wrt_en);
22 //top 2x1 muxs
23 twoXoneMux M3(MUXL3, bottomMux, DFFL3, andgates[3]);
24 twoXoneMux M2(MUXL2, bottomMux, DFFL2, andgates[2]);
25 twoXoneMux M1(MUXL1, bottomMux, DFFL1, andgates[1]);
26 twoXoneMux M0(MUXL0, bottomMux, DFFL0, andgates[0]);
27 //Registers
28 fourbitRegister R0(DFFL3, MUXL3, clk);
29 fourbitRegister R1(DFFL2, MUXL2, clk);
30 fourbitRegister R2(DFFL1, MUXL1, clk);
31 fourbitRegister R3(DFFL0, MUXL0, clk);
32 //4x1 mux
33 fourXoneMux F1(Rxx, DFFL3, DFFL2, DFFL1, DFFL0, rd_addr1);
34 fourXoneMux F2(Ryy, DFFL3, DFFL2, DFFL1, DFFL0, rd_addr2);
35 //ALU
36 ALU G0(Rxx, Ryy, alu_opcode, outputofALU, zero_flag);
37 //bottom 2x1 mux
38 //it needs to be negedge because of the delay issue
39 fourbitRegister R4(outputofBottomDFF, outputofALU, ~clk);
40 twoXoneMux M4(bottomMux, count, outputofBottomDFF, load_data);
41 assign data = outputofBottomDFF;
42 endmodule

```

Figure 19: Verilog Code of Top-Level Design

```

1 module TB_FIBO_DATAPATH();
2
3 reg [3:0] count;
4 reg [1:0] wrt_addr, rd_addr1, rd_addr2;
5 reg [2:0] alu_op;
6 reg clk, wrt_en, load_data;
7
8 wire [3:0] data;
9 wire zero_flag;
10 FIBO_DATAPATH DUT (wrt_addr, wrt_en, clk, load_data, rd_addr1, rd_addr2, alu_op, count, zero_flag, data);
11
12 always begin
13
14 wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b01; rd_addr2=2'b10; alu_op= 3'b010; count= 4'b1101; #100;
15 wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b10; rd_addr2=2'b10; alu_op= 3'b011; count= 4'b0011; #100;
16 wrt_addr= 2'b11; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b00; alu_op= 3'b110; count= 4'b1001; #100;
17 wrt_addr= 2'b00; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b10; rd_addr2=2'b11; alu_op= 3'b010; count= 4'b1010; #100;
18 wrt_addr= 2'b01; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b00; rd_addr2=2'b00; alu_op= 3'b111; count= 4'b1010; #100;
19 wrt_addr= 2'b01; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b10; rd_addr2=2'b01; alu_op= 3'b101; count= 4'b0100; #100;
20 wrt_addr= 2'b00; wrt_en=1'b0; load_data= 1'b1; rd_addr1=2'b00; rd_addr2=2'b10; alu_op= 3'b111; count= 4'b1001; #100;
21 wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b11; alu_op= 3'b010; count= 4'b1000; #100;
22 wrt_addr= 2'b11; wrt_en=1'b0; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b01; alu_op= 3'b011; count= 4'b0101; #100;
23
24 end
25
26 always begin
27 clk=0; #50;
28 clk=1; #50;
29 end
30 endmodule

```

Figure 20: TestBench of Top-Level Design




Figure 21: Simulation Results of Top-Level Design

## Comments:

- I have implemented the top-level design by using hierarchical design approach.
- I have written a testbench to ensure that my results are correct, then I simulated it.
- There are eight inputs in the top-level design which are wrt\_addr, wrt\_en, clk, load\_data, rd\_addr1, rd\_addr2, alu\_opcode and count. Also, there are two outputs which are data and zero\_flag.
- wrt\_addr works with wrt\_en, they decide which register's value is updated.
- If load\_data is '1', register will be updated according to the value of count input.
- According to rd\_addr1 and rd\_addr2, 4x1 multiplexers send their outputs to ALU.
- alu\_opcode decides which operation is performed in ALU.
- The data is updated according to negedges, but the registers are updated according to posedge.
- For instance, we can trace the simulation result between 300ps and 400ps. wrt\_addr is 00, so output of the decoder will be 0001, in 350ps the wrt\_en is 1, so the register R1 is updated at that time. R2, R3, R4 will take the value of count in 250ps because load\_data is '1'. Now, we need to look at the outputs of 4x1 multiplexers. rd\_addr1 is 00, and rd\_addr2 is 11, so Rxx will be R1 and Ryy will be R4. In this situation, R1 and R2 are 1001 because load\_data is '1'. The opcode is "010", so the incrementation will be performed. "1001" + "0001" is "1010", as we can see in the Figure 21.
- Therefore, the results are correct.
- I will use this datapath to design a FSM in lab 7.