



Lab 7 Project Report

Name: Mert Can Bilgin

Student ID: 2453025

Date: 13/06/2022


Objective

In this project, 4-bit Fibonacci Series Calculator is designed. It will be designed part by part:

1. Datapath
2. FSM Decoder
3. FSM
4. Fibonacci FSM
5. Fibonacci Series Calculator

Also, designing a Mealy FSM will be learned.

STATE DIAGRAM OF THE FIBO_FSM



PARAMETERIZED VERILOG CODE

```

1 module FIBO_DATAPATH(wrt_addr, wrt_en, clk, load_data, rd_addr1, rd_addr2, alu_opcode, count, zero_flag, data);
2 output [3:0] data;
3 output zero_flag;
4 input [3:0] count;
5 input [2:0] alu_opcode;
6 input [1:0] wrt_addr, rd_addr1, rd_addr2;
7 input wrt_en, clk, load_data;
8 wire [3:0] deco; //output of the decoder
9 wire [3:0] andgates; //output of and gates
10 wire [3:0] MUXL0, MUXL1, MUXL2, MUXL3; //output of 2x1 muxs
11 wire [3:0] DFFL0, DFFL1, DFFL2, DFFL3; //output of dffs
12 wire [3:0] Rxx, Ryy;
13 wire [3:0] outputofALU;
14 wire [3:0] bottomMux;
15 wire [3:0] outputofBottomDFF;
16 twoXfourDecoder U1(wrt_addr, deco);
17 //and gates
18 and A1(andgates[3], deco[3], wrt_en);
19 and A2(andgates[2], deco[2], wrt_en);
20 and A3(andgates[1], deco[1], wrt_en);
21 and A4(andgates[0], deco[0], wrt_en);
22 //top 2x1 muxs
23 twoXoneMux M3(MUXL3, bottomMux, DFFL3, andgates[3]);
24 twoXoneMux M2(MUXL2, bottomMux, DFFL2, andgates[2]);
25 twoXoneMux M1(MUXL1, bottomMux, DFFL1, andgates[1]);
26 twoXoneMux M0(MUXL0, bottomMux, DFFL0, andgates[0]);
27 //Registers
28 fourbitRegister R0(DFFL3, MUXL3, clk);
29 fourbitRegister R1(DFFL2, MUXL2, clk);
30 fourbitRegister R2(DFFL1, MUXL1, clk);
31 fourbitRegister R3(DFFL0, MUXL0, clk);
32 //4x1 mux
33 fourXoneMux F1(Rxx, DFFL3, DFFL2, DFFL1, DFFL0, rd_addr1);
34 fourXoneMux F2(Ryy, DFFL3, DFFL2, DFFL1, DFFL0, rd_addr2);
35 //ALU
36 ALU G0(Rxx, Ryy, alu_opcode, outputofALU, zero_flag);
37 //bottom 2x1 mux
38 //it needs to be negedge because of the delay issue
39 fourbitRegister R4(outputofBottomDFF, outputofALU, ~clk);
40 twoXoneMux M4(bottomMux, count, outputofBottomDFF, load_data);
41 assign data = outputofBottomDFF;
42 endmodule

```

Figure 1: Verilog Code of Datapath

Comments:

- I have designed this datapath in lab 6. It is a hierarchial design. I firstly implemented 2x1 multiplexer, 4x1 multiplexer, 4-bit register, 2x4 Decoder and ALU.
- There are wires which represents the outputs of multiplexers and 4-bit registers.
- I connected them according to the Figure 1 in the lab manual.

```

1 module FSM_DECO(op_code, opr1, opr2, ALU, rd_addr1, rd_addr2, wrt_addr, wrt_en, load_data);
2 parameter size = 4;
3 input [size - 3: 0] opr1, opr2;
4 input [size - 2: 0] op_code;
5 output reg [size - 2:0] ALU;
6 output reg [size - 3:0] rd_addr1, rd_addr2, wrt_addr;
7 output reg wrt_en, load_data;
8
9
10 always @(op_code, opr1, opr2)
11 begin
12 ALU = op_code; //default
13 rd_addr1 = 2'b11;
14 rd_addr2 = 2'b10;
15 wrt_addr = 2'b11;
16 wrt_en = 0;
17 load_data = 0;
18 case(op_code)
19 3'b000: begin rd_addr1 <= rd_addr1; rd_addr2 <= rd_addr2; wrt_addr <= wrt_addr; wrt_en = 0; load_data <= load_data; end
20 3'b001: begin rd_addr1 <= rd_addr1; rd_addr2 <= rd_addr2; wrt_addr <= opr1; wrt_en = 1; load_data <= 0; end
21 3'b010: begin rd_addr1 <= opr1; rd_addr2 <= rd_addr2; wrt_addr <= opr1; wrt_en = 1; load_data <= 0; end
22 3'b011: begin rd_addr1 <= opr1; rd_addr2 <= rd_addr2; wrt_addr <= opr1; wrt_en = 1; load_data <= 0; end
23 3'b100: begin rd_addr1 <= rd_addr1; rd_addr2 <= rd_addr2; wrt_addr <= opr1; wrt_en = 1; load_data <= 1; end
24 3'b101: begin rd_addr1 <= opr1; rd_addr2 <= rd_addr2; wrt_addr <= wrt_addr; wrt_en = 0; load_data <= load_data; end
25 3'b110: begin rd_addr1 <= opr1; rd_addr2 <= opr2; wrt_addr <= opr1; wrt_en = 1; load_data <= 0; end
26 3'b111: begin rd_addr1 <= opr2; rd_addr2 <= rd_addr2; wrt_addr <= opr1; wrt_en = 1; load_data <= 0; end
27 endcase
28 end
29 endmodule

```

Figure 2: Verilog Code of FSM_DECO

Comments:

- Outputs of the FSM_DECO is used for inputs of the datapath. ALU opcode is directly assigned, and rd_addr1 and rd_addr2 is assigned Register1 and Register in default.
- I implemented the case part according to the table 3 in the lab manual.

```
1 module FSM(START, ZERO_FLAG, CLK, RST, op_code, opr1, opr2, DONE);
2 parameter size = 4;
3 input START, ZERO_FLAG, CLK, RST;
4 output reg [size - 2:0] op_code;
5 output reg [size - 3:0] opr1, opr2;
6 output reg DONE;
7 reg [size - 1:0] state, nextstate;
8 parameter S0 = 4'b0000, S1 = 4'b0001, S2 = 4'b0010, S3 = 4'b0011, S4 = 4'b0100, S5 = 4'b0101, S6 = 4'b0110, S7 = 4'b0111, S8 = 4'b1000, S9 = 4'b1001, S10 = 4'b1010;
9 always @(posedge CLK or posedge RST) //to update state
10 if(RST) state <= S0; else state <= nextstate;
11 always @(state or START or ZERO_FLAG) //compute output
12 begin
13 | op_code = 3'b000; opr1 = 2'b00; opr2 = 2'b00; DONE = 0;
14 | case(state)
15 | S0: begin if(START) op_code = 3'b100; end
16 | S1: begin op_code = 3'b001; opr1 = 2'b11; opr2 = 2'b11; end
17 | S2: begin op_code = 3'b001; opr1 = 2'b10; opr2 = 2'b10; end
18 | S3: op_code = 3'b101;
19 | S4: begin if(ZERO_FLAG) op_code = 3'b100; else begin op_code = 3'b111; opr1 = 2'b01; opr2 = 2'b11; end end
20 | S5: begin op_code = 3'b110; opr1 = 2'b11; opr2 = 2'b10; end
21 | S6: begin op_code = 3'b111; opr1 = 2'b10; opr2 = 2'b01; end
22 | S7: op_code = 3'b011;
23 | S8: op_code = 3'b101;
24 | S9: begin if(ZERO_FLAG) DONE = 1; else op_code = 3'b111; end
25 | endcase
26 end
27 always @(state or START or ZERO_FLAG) //compute next state
28 begin
29 | nextstate = S0;
30 | case(state)
31 | S0: if(START) nextstate = S1;
32 | S1: nextstate = S2;
33 | S2: nextstate = S3;
34 | S3: nextstate = S4;
35 | S4: begin if(ZERO_FLAG) nextstate = S1; else nextstate = S5; end
36 | S5: nextstate = S6;
37 | S6: nextstate = S7;
38 | S7: nextstate = S8;
39 | S8: nextstate = S9;
40 | S9: begin if(ZERO_FLAG) nextstate = S10; else nextstate = S5; end
41 | endcase
42 end
43 endmodule
44
```

Figure 3: Verilog Code of FSM

Comments:

- I implemented the FSM according to the state diagram.
- Firstly, all the states are declared as parameters.
- In the first always block, it checks the rising RST. If RST is rising it directly goes to the state S0.
- In the second always block, it computes the output. For example, op_code is “001”, opr1 is “10” and opr2 is “10” in S2. It means it sets the Register2 to 1.
- In the third always block, it computes the next state. For instance, if ZERO_FLAG is ‘1’, next state will be S4 in S1, otherwise it will be S5.

```
1 module FIBO_FSM(START, ZERO_FLAG, CLK, RST, DONE, wrt_addr, wrt_en, load_data, rd_addr1, rd_addr2, alu_opcode);
2 parameter size = 4;
3
4 input START, ZERO_FLAG, CLK, RST;
5 output [size-2:0] alu_opcode;
6 output [size - 3:0] wrt_addr, rd_addr1, rd_addr2;
7 output DONE, wrt_en, load_data;
8
9 wire [size - 2:0] alu;
10 wire [size - 3:0] operand1, operand2;
11
12
13
14 FSM F0(START, ZERO_FLAG, CLK, RST, alu, operand1, operand2, DONE);
15 FSM_DECO D0(alu, operand1, operand2, alu_opcode, rd_addr1, rd_addr2, wrt_addr, wrt_en, load_data);
16 endmodule
17
```

Figure 4: Verilog Code of FIBO_FSM

Comments:

- FIBO_FSM consists of two parts which are FSM and FSM_DECO.
- Firstly, FSM is called, and according to the alu, operand1 and operand2, FSM_DECO sends signals to the datapath.

```

1 module TOP(START, RST, DONE, CLK, count, data);
2
3 parameter size = 4;
4
5 input START, RST, CLK;
6 input [size - 1:0] count;
7 output DONE;
8 output [size - 1:0] data;
9
10 wire zero_flag, wrt_en, load_data;
11 wire [size - 2:0] Alu;
12 wire [size - 3:0] wrt_addr, rd_addr1, rd_addr2;
13
14
15 FIBO_FSM F0(START, zero_flag, CLK, RST, DONE, wrt_addr, wrt_en, load_data, rd_addr1, rd_addr2, Alu);
16 FIBO_DATAPATH D0(wrt_addr, wrt_en, CLK, load_data, rd_addr1, rd_addr2, Alu, count, zero_flag, data);
17 endmodule
18

```

Figure 5: Verilog Code of Top-Level Design

Comments:

- Top-level design consists of FIBO_FSM and datapath.
- First, FSM is called, and according to its inputs datapath is called.
- FIBO_FSM decides the wrt_addr, wrt_en, load_data, rd_addr1, rd_addr2 and opcode of alu.
- Also, it has an count input. When count is '0' operation will be stopped and DONE will be '1'.

TESTBENCH

```

1 module TB_FIBO_DATAPATH();
2 parameter size=4;
3 reg [size-1:0] count;
4 reg [size-3:0] wrt_addr,rd_addr1,rd_addr2;
5 reg [size-2:0] alu_opcode;
6 reg clk,wrt_en,load_data;
7
8 wire [size-1:0] data;
9 wire zero_flag;
10 FIBO_DATAPATH DUT (wrt_addr,wrt_en,clk,load_data,rd_addr1,rd_addr2,alu_opcode,count,zero_flag, data);
11
12 always begin
13 wrt_addr= 2'b00; wrt_en=1'b1; load_data= 1'b1; rd_addr1=2'b01; rd_addr2=2'b10; alu_opcode= 3'b001; count= 4'b0100; #100;//load
14 wrt_addr= 2'b11; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b10; alu_opcode= 3'b000; count= 4'b0011; #100;//setnum1
15 wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b10; alu_opcode= 3'b111; count= 4'b0011; #100;//set num2 rd1
16
17 wrt_addr= 2'b01; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b10; alu_opcode= 3'b110; count= 4'b0011; #100;//copy , rd1 and rd2
18 wrt_addr= 2'b11; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b01; alu_opcode= 3'b111; count= 4'b0011; #100;//add,rd1
19 wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b00; rd_addr2=2'b00; alu_opcode= 3'b011; count= 4'b0011; #100;//copy,rd1|
20 wrt_addr= 2'b00; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b11; alu_opcode= 3'b111; count= 4'b0011; #100;//decr
21 wrt_addr= 2'b01; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b10; alu_opcode= 3'b110; count= 4'b0011; #100;
22 wrt_addr= 2'b11; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b01; alu_opcode= 3'b111; count= 4'b0011; #100;
23 wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b00; rd_addr2=2'b00; alu_opcode= 3'b011; count= 4'b0011; #100;
24 wrt_addr= 2'b00; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b11; alu_opcode= 3'b111; count= 4'b0011; #100;
25 wrt_addr= 2'b01; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b10; alu_opcode= 3'b110; count= 4'b0011; #100;
26 wrt_addr= 2'b11; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b01; alu_opcode= 3'b111; count= 4'b0011; #100;
27 wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b00; rd_addr2=2'b00; alu_opcode= 3'b011; count= 4'b0011; #100;
28 wrt_addr= 2'b00; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b11; alu_opcode= 3'b111; count= 4'b0011; #100;//decr
29 wrt_addr= 2'b01; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b10; alu_opcode= 3'b110; count= 4'b0011; #100;
30 wrt_addr= 2'b11; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b01; rd_addr2=2'b01; alu_opcode= 3'b111; count= 4'b0011; #100;
31 wrt_addr= 2'b10; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b00; rd_addr2=2'b00; alu_opcode= 3'b011; count= 4'b0011; #100;
32 wrt_addr= 2'b00; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b11; alu_opcode= 3'b111; count= 4'b0011; #100;//decr
33 wrt_addr= 2'b11; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b01; alu_opcode= 3'b101; count= 4'b0011; #100;
34 wrt_addr= 2'b11; wrt_en=1'b1; load_data= 1'b0; rd_addr1=2'b11; rd_addr2=2'b01; alu_opcode= 3'b101; count= 4'b0011; #100;
35
36 end
37
38 always begin
39 clk=0; #50;
40 clk=1; #50;
41 end
42 endmodule

```

Figure 6: Testbench of Datapath

Comments:

- In the testbench, firstly it loads the count value to Register 4, then it sets Register1 and Register2 as 1. After that, it copies the Register1 value to Register3, and sum of the Register1 and Register2 is assigned to Register1. Then it decrements the value of Register4 because it holds the value of count.
- All operations are performed according to the algorithm in lab manual.




Figure 7: Simulation Results of Datapath

Comments:

- As we can see the fibonacci numbers can be seen at 200ps, 700ps, 1100ps, 1600ps and 1900ps which are 1-2-3-5-8.
- Therefore, the results are correct.

```

1 module TB_FSM_DECO();
2 parameter size = 4;
3 wire [size - 2: 0] ALU;
4 wire [size - 3: 0] rd_addr1, rd_addr2, wrt_addr;
5 wire wrt_en, load_data;
6 reg [size - 2: 0] op_code;
7 reg [size - 3: 0] opr1, opr2;
8
9 FSM_DECO DUT(op_code, opr1, opr2, ALU, rd_addr1, rd_addr2, wrt_addr, wrt_en, load_data);
10
11 initial
12 begin
13   op_code = 3'b000; opr1 = 2'b01; opr2 = 2'b10; #100; //noop
14   op_code = 3'b001; opr1 = 2'b01; opr2 = 2'b10; #100; //set
15   op_code = 3'b010; opr1 = 2'b01; opr2 = 2'b10; #100; //inc
16   op_code = 3'b011; opr1 = 2'b01; opr2 = 2'b10; #100; //dec
17   op_code = 3'b100; opr1 = 2'b01; opr2 = 2'b10; #100; //load
18   op_code = 3'b101; opr1 = 2'b01; opr2 = 2'b10; #100; //store
19   op_code = 3'b110; opr1 = 2'b01; opr2 = 2'b10; #100; //add
20   op_code = 3'b111; opr1 = 2'b01; opr2 = 2'b10; #100; //copy
21 end
22 endmodule
23

```

Figure 8: Testbench of FSM_DECO

Comments:

- All operation codes are tested, opr1 is represented as 1 and opr2 is represented as 2.




Figure 9: Simulation Results of FSM_DECO

Comments:

- All operations performed correctly. For instance, when op_code is “111”, it will perform copy operation. It means rd_addr1 will be the same as opr2. We can see that at 700ps.
- Therefore, the results are correct.

```

1 module FSM_TB();
2
3 parameter size = 4;
4
5 reg START, ZERO_FLAG, CLK, RST;
6 wire [size - 2:0] op_code;
7 wire [size - 3:0] opr1, opr2;
8 wire DONE;
9
10 FSM DUT(START, ZERO_FLAG, CLK, RST, op_code, opr1, opr2, DONE);
11 always
12 begin
13   START = 1; ZERO_FLAG = 0; RST = 0; #100;
14   START = 1; ZERO_FLAG = 0; RST = 0; #100;
15   START = 1; ZERO_FLAG = 0; RST = 0; #100;
16   START = 1; ZERO_FLAG = 0; RST = 0; #100;
17   START = 1; ZERO_FLAG = 0; RST = 0; #100;
18   START = 1; ZERO_FLAG = 0; RST = 0; #100;
19   START = 1; ZERO_FLAG = 0; RST = 0; #100;
20   START = 1; ZERO_FLAG = 0; RST = 0; #100;
21   START = 1; ZERO_FLAG = 0; RST = 0; #100;
22   START = 1; ZERO_FLAG = 0; RST = 0; #100;
23   START = 1; ZERO_FLAG = 0; RST = 0; #100;
24   START = 1; ZERO_FLAG = 0; RST = 0; #100;
25   START = 1; ZERO_FLAG = 0; RST = 0; #100;
26   START = 1; ZERO_FLAG = 0; RST = 0; #100;
27   START = 1; ZERO_FLAG = 0; RST = 0; #100;
28   START = 1; ZERO_FLAG = 0; RST = 0; #100;
29   START = 1; ZERO_FLAG = 1; RST = 0; #100;
30   START = 1; ZERO_FLAG = 1; RST = 0; #100;
31   START = 1; ZERO_FLAG = 1; RST = 0; #100;
32   START = 1; ZERO_FLAG = 1; RST = 0; #100;
33   START = 1; ZERO_FLAG = 1; RST = 0; #100;
34 end
35
36 always begin
37   CLK=0; #50;
38   CLK=1; #50;
39 end
40 endmodule
41

```

Figure 10: Testbench of FSM

Comments:

- I wrote the testbench according to the state diagram, and I will check my results in the simulation part. If the op_code, opr1 and op2 is correct then the results are correct.




Figure 11: Simulation Results of FSM

Comments:

- The results are as expected. For example, in the state diagram the opcodes goes like that 100->001->001->101->111->110->111->011->101, and I can see the same results in the simulation.
- The opr1 is 00->11->10->... in the state diagram, and it is the same in the simulation.
- The opr2 is the same as in the state diagram.
- Therefore, results are correct.

```

1 module FIBO_FSM_TB();
2
3 parameter size = 4;
4
5 reg START, ZERO_FLAG, CLK, RST;
6 wire [size-2:0] alu_opcode;
7 wire [size - 3:0] wrt_addr, rd_addr1, rd_addr2;
8 wire DONE, wrt_en, load_data;
9
10 FIBO_FSM DUT(START, ZERO_FLAG, CLK, RST, DONE, wrt_addr, wrt_en, load_data, rd_addr1, rd_addr2, alu_opcode);
11
12 always
13 begin
14 START = 1; ZERO_FLAG = 0; RST = 0; #100;
15 START = 1; ZERO_FLAG = 0; RST = 0; #100;
16 START = 1; ZERO_FLAG = 0; RST = 0; #100;
17 START = 1; ZERO_FLAG = 0; RST = 0; #100;
18 START = 1; ZERO_FLAG = 0; RST = 0; #100;
19 START = 1; ZERO_FLAG = 0; RST = 0; #100;
20 START = 1; ZERO_FLAG = 0; RST = 0; #100;
21 START = 1; ZERO_FLAG = 0; RST = 0; #100;
22 START = 1; ZERO_FLAG = 0; RST = 0; #100;
23 START = 1; ZERO_FLAG = 0; RST = 0; #100;
24 START = 1; ZERO_FLAG = 0; RST = 0; #100;
25 START = 1; ZERO_FLAG = 0; RST = 0; #100;
26 START = 1; ZERO_FLAG = 0; RST = 0; #100;
27 START = 1; ZERO_FLAG = 0; RST = 0; #100;
28 START = 1; ZERO_FLAG = 0; RST = 0; #100;
29 START = 1; ZERO_FLAG = 0; RST = 0; #100;
30 START = 1; ZERO_FLAG = 1; RST = 0; #100;
31 START = 1; ZERO_FLAG = 1; RST = 0; #100;
32 START = 1; ZERO_FLAG = 1; RST = 0; #100;
33 START = 1; ZERO_FLAG = 1; RST = 0; #100;
34 START = 1; ZERO_FLAG = 1; RST = 0; #100;
35 end
36
37 always begin
38 CLK=0; #50;
39 CLK=1; #50;
40 end
41 endmodule

```

Figure 12: Testbench FIBO_FSM




Figure 13: Simulation Results of FIBO_FSM

Comments:

- The state diagram, and algorithm will be checked in this part.
- The first step is loading count, so opcode of load is “100”. The wrt_addr should be “00” to activate Register4.
- The second step is setting the Register1 and Register2 as ‘1’, so the opcode should be “001”, and the wrt_addr should be “11” then “10”.
- The third step checking if the count is ‘0’, so opcode should be “101” and the rd_addr1 should be “00”.
- The fourth step is Register1’s value is copied to Register3, so opcode should be “111”, and the wrt_addr should be “01”.
- The fifth step is setting Register1 as sum of Register1 and Register2, so opcode should be “110”, and wrt_addr should be “11”.
- The sixth step is setting Register2 as Register3, so opcode should be “111”, and the wrt_addr should be “10”.
- When we check all these conditions, we can see the same results in simulation.
- Therefore, the results are correct.

```

1 module TOP_TB();
2
3 parameter size = 4;
4
5 reg START, RST, CLK;
6 reg [size - 1:0] count;
7 wire [size - 1:0] data;
8 wire DONE;
9
10 TOP DUT(START, RST, DONE, CLK, count, data);
11
12 always
13 begin
14 START = 1; RST = 0; count = 4'b111; #100;
15 end
16
17 always
18 begin
19 CLK = 0; #50;
20 CLK = 1; #50;
21 end
22 endmodule
23

```

Figure 14: Testbench of Top-Level Design




Figure 15: Simulation Results of Top-Level Design

Comments:

- When we check the Registers' values, it is the same as algorithm.
- Fibonacci series can be seen at 100ps, 600ps, 1100ps, and so on.
- fmax is 1/500ps.
- Therefore, the results are correct.

Conclusion

In this lab, I have completed a big design step by step. I have started to design from a 2x1 multiplexer, and it grew fastly. At the end of the design, I have a complex design. This lab improved my engineering and problem solving skills.