



1-) Three input XOR gates using two input XOR gates

$$* F = (A \oplus B) \oplus C$$

→ Logic Diagram:



→ Circuit Schematic:



IC List

↳ One 74LS86 Quad 2-Input XOR Gate


* 74LS86

↳ GND - 7


↳ +5V - 14

⇒ Half Adder

→ Logic Diagram:



→ Circuit Schematic:



IC List

- ↳ One 74LS86 Quad 2-Input XOR Gate
- ↳ One 74LS08 Quad 2-Input AND Gate

*74LS86


↳ GND — 7
↳ +5V — 14

*74LS08


↳ GND — 7
↳ +5V — 14

⇒ Half Subtractor

→ Logic Diagram:



→ Circuit Schematic:



IC List

- ↳ one 74LS86 Quad 2-Input XOR Gate
- ↳ one 74LS04 HEX Inverting Gate
- ↳ one 74LS08 Quad 2-Input AND Gate

* 74LS86

↳ GND - 7

↳ +5V - 14

* 74LS04

↳ GND - 7

↳ +5V - 14


* 74LS08

↳ GND - 7


↳ +5V - 14

⇒ Full Adder

→ Logic Diagram:



→ Circuit Schematic:




IC List

- ↳ One 74LS86 Quad 2-Input XOR Gate
- ↳ One 74LS08 Quad 2-Input AND Gate
- ↳ One 74LS32 Quad 2-Input OR Gate


<u>*74LS86</u>	<u>*74LS08</u>	<u>*74LS32</u>
↳ GND—7	↳ GND—7	↳ GND—7
↳ +5V—14	↳ +5V—14	↳ +5V—14

⇒ Full Subtractor

→ Logic Diagram:



→ Circuit Schematic:



IC List

- ↳ One 74LS86 Quad 2-Input XOR Gate
- ↳ One 74LS08 Quad 2-Input AND Gate
- ↳ One 74LS32 Quad 2-Input OR Gate
- ↳ One 74LS04 HEX Inverting Gate

* 74LS86
↳ GND - 7
↳ +5V - 14


* 74LS08
↳ GND - 7
↳ +5V - 14

* 74LS32
↳ GND - 7
↳ +5V - 14


* 74LS04
↳ GND - 7
↳ +5V - 14

⇒ Lab Calculator

→ Logic Diagram:



→ Circuit Schematic:



IC List

- ↳ One 74LS86 Quad 2-Input XOR Gate
- ↳ one 74LS08 Quad 2-Input AND Gate
- ↳ one 74LS32 Quad 2-Input OR Gate
- ↳ one 74LS04 HEX Inverting Gate

* 74LS86

6VDD - 7

6 + 5V - 14

* 74LS08
↳ GND — 7
↳ +5V — 14

* 74LS32
46ND-7
4+5V-14

$$\begin{array}{r} * 74 \text{ LS } 04 \\ \hline 4 \text{ GND} - 7 \\ 4 + 5\text{V} - 14 \end{array}$$