

Processor Architecture: Sequential Implementation

SEQ

- Our first processor to be designed from scratch
- Implements 486-64 ISA
- Executes 1 instruction per cycle

Y86-64 Instruction Set #1

| Byte | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|------------------|---|----|----|----|---|---|---|------|---|---|
| halt | 0 | 0 | | | | | | | | |
| nop | 1 | 0 | | | | | | | | |
| cmoveXX rA, rB | 2 | fn | rA | rB | | | | | | |
| irmovq V, rB | 3 | 0 | F | rB | | | | V | | |
| rmmovq rA, D(rB) | 4 | 0 | rA | rB | | | | D | | |
| mrmovq D(rB), rA | 5 | 0 | rA | rB | | | | D | | |
| OPq rA, rB | 6 | fn | rA | rB | | | | | | |
| jXX Dest | 7 | fn | | | | | | Dest | | |
| call Dest | 8 | 0 | | | | | | Dest | | |
| ret | 9 | 0 | | | | | | | | |
| pushq rA | A | 0 | rA | F | | | | | | |
| popq rA | B | 0 | rA | F | | | | | | |

Y86-64 Instruction Set #2


Byte

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
|------------------|---|----|----|----|------|---|---|
| halt | 0 | 0 | | | | | |
| nop | 1 | 0 | | | | | |
| cmoveXX rA, rB | 2 | fn | rA | rB | | | |
| irmovq V, rB | 3 | 0 | F | rB | V | | |
| rmmovq rA, D(rB) | 4 | 0 | rA | rB | D | | |
| mrmovq D(rB), rA | 5 | 0 | rA | rB | D | | |
| OPq rA, rB | 6 | fn | rA | rB | | | |
| jXX Dest | 7 | fn | | | Dest | | |
| call Dest | 8 | 0 | | | Dest | | |
| ret | 9 | 0 | | | | | |
| pushq rA | A | 0 | rA | F | | | |
| popq rA | B | 0 | rA | F | | | |

| | | |
|---------|---|---|
| rrmovq | 2 | 0 |
| cmovele | 2 | 1 |
| cmovl | 2 | 2 |
| cmove | 7 | 3 |
| cmovne | 7 | 4 |
| cmovge | 7 | 5 |
| cmovg | 7 | 6 |

Y86-64 Instruction Set #3

| Byte | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|------------------|---|----|----|----|------|---|---|---|---|---|
| halt | 0 | 0 | | | | | | | | |
| nop | 1 | 0 | | | | | | | | |
| cmoveXX rA, rB | 2 | fn | rA | rB | | | | | | |
| irmovq V, rB | 3 | 0 | F | rB | V | | | | | |
| rmmovq rA, D(rB) | 4 | 0 | rA | rB | D | | | | | |
| mrmovq D(rB), rA | 5 | 0 | rA | rB | D | | | | | |
| OPq rA, rB | 6 | fn | rA | rB | | | | | | |
| jXX Dest | 7 | fn | | | Dest | | | | | |
| call Dest | 8 | 0 | | | Dest | | | | | |
| ret | 9 | 0 | | | | | | | | |
| pushq rA | A | 0 | rA | F | | | | | | |
| popq rA | B | 0 | rA | F | | | | | | |




Y86-64 Instruction Set #4

| Byte | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | |
|------------------|---|----|----|----|------|---|---|---|---------|
| halt | 0 | 0 | | | | | | | jmp 7 0 |
| nop | 1 | 0 | | | | | | | jle 7 1 |
| cmoveXX rA, rB | 2 | fn | rA | rB | | | | | jl 7 2 |
| irmovq V, rB | 3 | 0 | F | rB | V | | | | je 7 3 |
| rmmovq rA, D(rB) | 4 | 0 | rA | rB | D | | | | jne 7 4 |
| mrmovq D(rB), rA | 5 | 0 | rA | rB | D | | | | jge 7 5 |
| OPq rA, rB | 6 | fn | rA | rB | | | | | jg 7 6 |
| jXX Dest | 7 | fn | | | Dest | | | | |
| call Dest | 8 | 0 | | | Dest | | | | |
| ret | 9 | 0 | | | | | | | |
| pushq rA | A | 0 | rA | F | | | | | |
| popq rA | B | 0 | rA | F | | | | | |

Building Blocks


■ Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



■ Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

■ Data Types

- `bool`: Boolean
 - `a, b, c, ...`
- `int`: words
 - `A, B, C, ...`
 - Does not specify word size---bytes, 64-bit words, ...

■ Statements

- `bool a = bool-expr ;`
- `int A = int-expr ;`

HCL Operations

- Classify by type of value returned

■ Boolean Expressions

- Logic Operations

- $a \ \&\ b, a \ | \ b, !a$

- Word Comparisons

- $A == B, A != B, A < B, A \leq B, A \geq B, A > B$

- Set Membership

- $A \text{ in } \{ B, C, D \}$

- Same as $A == B \ | \ A == C \ | \ A == D$

■ Word Expressions

- Case expressions

- $[a : A; b : B; c : C]$

- Evaluate test expressions a, b, c, \dots in sequence

- Return word expression A, B, C, \dots for first successful test

SEQ Hardware Structure



vertical *clr* *for execute 1 inst/cycle* *Cycle*

State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions


Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter




SEQ Stages

- Fetch
 - Read instruction from instruction memory
- Decode
 - Read program registers
- Execute
 - Compute value or address
- Memory
 - Read or write data
- Write Back
 - Write program registers
- PC
 - Update program counter




Instruction Decoding



■ Instruction Format

- Instruction byte icode:ifun
- Optional register byte rA:rB
- Optional constant word valC

Executing Arith./Logical Operation



Fetch

- Read 2 bytes

Decode

- Read operand registers

Execute

- Perform operation
- Set condition codes

addq
subq
andq
xorq
rA, rB
valA valB
ifun
cc

Memory

- Do nothing

Write back

- Update register rB

PC Update

- Increment PC by 2

Stage Computation: Arith/Log. Ops

| | $OPq\ rA, rB$ |
|------------|---|
| Fetch | $icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$ |
| Decode | $valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$ |
| Execute | $valE \leftarrow valB\ OP\ valA$ Set CC |
| Memory | |
| Write back | $R[rB] \leftarrow valE$ |
| PC update | $PC \leftarrow valP$ |


- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Stage Computation: Arith/Log. Ops

| | | |
|------------|---|--|
| | $OPq \ rA, rB$ | |
| Fetch | $icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$ | Read instruction byte Read register byte Compute next PC |
| Decode | $valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$ | Read operand A Read operand B |
| Execute | $valE \leftarrow valB \text{ OP } valA$ Set CC | Perform ALU operation Set condition code register |
| Memory | | |
| Write back | $R[rB] \leftarrow valE$ | Write back result |
| PC update | $PC \leftarrow valP$ | Update PC |

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Executing `rmmovq`



`rmmovq rA, D(rB)`

| | | |
|---|---|--------------------|
| 4 | 0 | <code>rA rB</code> |
|---|---|--------------------|

D

Fetch

- Read 10 bytes

Decode

- Read operand registers

Execute


- Compute effective address

`rA, rB`
`+ valA, valB`

`valB + D`
→ `valE`

Memory

- Write to memory



Write back

- Do nothing

PC Update

- Increment PC by 10

Stage Computation: `rmmovq`


| <code>rmmovq rA, D(rB)</code> | | <i>Instruct</i> |
|-------------------------------|---|---|
| Fetch | $\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC}+10$ | Read instruction byte Read register byte Read displacement D Compute next PC |
| Decode | $\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$ | Read operand A Read operand B |
| Execute | $\text{valE} \leftarrow \text{valB} + \text{valC}$ | Compute effective address |
| Memory | $M_8[\text{valE}] \leftarrow \text{valA}$ | Write value to memory |
| Write back | | |
| PC update | $\text{PC} \leftarrow \text{valP}$ | Update PC |

Data Memory

Data

- Use ALU for address computation

Executing popq



Fetch

- Read 2 bytes

Decode

- Read stack pointer

Execute

- Increment stack pointer by 8

Memory

- Read from old stack pointer

Write back

- Update stack pointer
- Write result to register

PC Update

- Increment PC by 2

$$\text{popq } rA = \begin{cases} \text{valM} \leftarrow M[rsp] \\ rsp \leftarrow rsp + 8 \\ rA \leftarrow \text{valM} \end{cases}$$

Stage Computation: popq

| | <code>popq rA</code> | |
|------------|--|---|
| Fetch | $\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $rA:rB \leftarrow M_1[\text{PC+1}]$ $\text{valP} \leftarrow \text{PC+2}$ | Read instruction byte Read register byte Compute next PC |
| Decode | $\text{valA} \leftarrow R[\%rsp]$ $\text{valB} \leftarrow R[\%rsp]$ | Read stack pointer Read stack pointer |
| Execute | $\text{valE} \leftarrow \text{valB} + 8$ | Increment stack pointer |
| Memory | $\text{valM} \leftarrow M_8[\text{valA}]$ | Read from stack |
| Write back | $R[\%rsp] \leftarrow \text{valE}$ $R[rA] \leftarrow \text{valM}$ | Update stack pointer Write back result |
| PC update | $\text{PC} \leftarrow \text{valP}$ | Update PC |

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

Executing Conditional Moves

cmovxx rA, rB 2 | fn | rA | rB

Fetch

- Read 2 bytes

Decode

- Read operand registers

Execute

- If !cnd, then set destination register to 0xF

cc
nuc

Memory

- Do nothing

Write back


- Update register (or not)

PC Update

- Increment PC by 2

Stage Computation: Cond. Move

| | | |
|------------|--|--|
| | <code>cmoveXX rA, rB</code> | |
| Fetch | $\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $rA:rB \leftarrow M_1[\text{PC+1}]$ $\text{valP} \leftarrow \text{PC+2}$ | Read instruction byte Read register byte Compute next PC |
| Decode | $\text{valA} \leftarrow R[rA]$ $\text{valB} \leftarrow 0$ | Read operand A |
| Execute | $\text{valE} \leftarrow \text{valB} + \text{valA}$ $\text{If } !\text{Cond(CC,ifun)} \text{ } rB \leftarrow 0xF$ | Pass valA through ALU (Disable register update) |
| Memory | | |
| Write back | $R[rB] \leftarrow \text{valE}$ | Write back result |
| PC update | $\text{PC} \leftarrow \text{valP}$ | Update PC |



- Read register rA and pass through ALU
- Cancel move by setting destination register to 0xF
 - If condition codes & move condition indicate no move

Executing Jumps



Fetch

- Read 9 bytes
- Increment PC by 9

Decode

- Do nothing

Execute

- Determine whether to take branch based on jump condition and condition codes

Memory

- Do nothing

Write back

- Do nothing

PC Update

- Set PC to Dest if branch taken or to incremented PC if not branch


Stage Computation: Jumps

| | jXX Dest | |
|------------|--|--|
| Fetch | $\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC}+9$ | Read instruction byte Read destination address Fall through address |
| Decode | | |
| Execute | $\text{Cnd} \leftarrow \text{Cond}(\text{CC}, \text{ifun})$ | Take branch? |
| Memory | | |
| Write back | | |
| PC update | $\text{PC} \leftarrow \text{Cnd} ? \text{valC} : \text{valP}$ | Update PC |

Dest

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Executing call



Fetch

- Read 9 bytes
- Increment PC by 9

Decode

- Read stack pointer

Execute

- Decrement stack pointer by 8

Memory

- Write incremented PC to new value of stack pointer

Write back

- Update stack pointer

PC Update


- Set PC to Dest

Stage Computation: call

| | call Dest | |
|------------|--|---|
| Fetch | $icode:ifun \leftarrow M_1[PC]$ $valC \leftarrow M_8[PC+1]$ $valP \leftarrow PC+9$ | Read instruction byte <i>Dest</i> Read destination address Compute return point <i>address</i> |
| Decode | $valB \leftarrow R[\%rsp]$ | Read stack pointer |
| Execute | $valE \leftarrow valB + -8$ | Decrement stack pointer |
| Memory | $M_8[valE] \leftarrow valP$ | Write return <i>value</i> on stack |
| Write back | $R[\%rsp] \leftarrow valE$ | Update stack pointer |
| PC update | $PC \leftarrow valC$ <i>Dest</i> | Set PC to destination |

- Use ALU to decrement stack pointer
- Store incremented PC

Executing ret



Fetch

- Read 1 byte

Decode

- Read stack pointer

Execute

- Increment stack pointer by 8

Memory

- Read return address from old stack pointer

Write back

- Update stack pointer

PC Update

- Set PC to return address

Stage Computation: `ret`

| <code>ret</code> | |
|------------------|--|
| Fetch | $\text{icode:ifun} \leftarrow M_1[\text{PC}]$ |
| Decode | $\text{valA} \leftarrow R[\%rsp]$ $\text{valB} \leftarrow R[\%rsp]$ |
| Execute | $\text{valE} \leftarrow \text{valB} + 8$ |
| Memory | $\text{valM} \leftarrow M_8[\text{valA}]$ |
| Write back | $R[\%rsp] \leftarrow \text{valE}$ |
| PC update | $\text{PC} \leftarrow \text{valM}$ |

Read instruction byte
Read operand stack pointer
Read operand stack pointer
Increment stack pointer
Read return address
Update stack pointer
Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Computation Steps

| | | | |
|------------|------------|---|----------------------------|
| | | OPq rA, rB | |
| Fetch | icode,ifun | icode:ifun $\leftarrow M_1[PC]$ | Read instruction byte |
| | rA,rB | rA:rB $\leftarrow M_1[PC+1]$ | Read register byte |
| | valC | | [Read constant word] |
| | valP | valP $\leftarrow PC+2$ | Compute next PC |
| Decode | valA, srcA | valA $\leftarrow R[rA]$ | Read operand A |
| | valB, srcB | valB $\leftarrow R[rB]$ | Read operand B |
| Execute | valE | valE $\leftarrow valB \text{ OP } valA$ | Perform ALU operation |
| | Cond code | Set CC | Set/use cond. code reg |
| Memory | valM | | [Memory read/write] |
| Write back | dstE | R[rB] $\leftarrow valE$ | Write back ALU result |
| | dstM | | [Write back memory result] |
| PC update | PC | PC $\leftarrow valP$ | Update PC |

addq rax rbp
 subq rbp, rax
 and - - -

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computation Steps

| | | | |
|------------|------------|---------------------------------|----------------------------|
| | | call Dest | |
| Fetch | icode,ifun | icode:ifun $\leftarrow M_1[PC]$ | Read instruction byte |
| | rA,rB | | [Read register byte] |
| | valC | valC $\leftarrow M_8[PC+1]$ | Read constant word |
| | valP | valP $\leftarrow PC+9$ | Compute next PC |
| Decode | valA, srcA | | [Read operand A] |
| | valB, srcB | valB $\leftarrow R[\%rsp]$ | Read operand B |
| Execute | valE | valE $\leftarrow valB + -8$ | Perform ALU operation |
| | Cond code | | [Set /use cond. code reg] |
| Memory | valM | $M_8[valE] \leftarrow valP$ | Memory read/write |
| Write back | dstE | $R[\%rsp] \leftarrow valE$ | Write back ALU result |
| | dstM | | [Write back memory result] |
| PC update | PC | PC $\leftarrow valC$ | Update PC |

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computed Values

■ Fetch

| | |
|-------|----------------------|
| icode | Instruction code |
| ifun | Instruction function |
| rA | Instr. Register A |
| rB | Instr. Register B |
| valC | Instruction constant |
| valP | Incremented PC |

■ Execute

- valE ALU result
- Cnd Branch/move flag

■ Memory

- valM Value from memory


■ Decode

| | |
|------|------------------------|
| srcA | Register ID A |
| srcB | Register ID B |
| dstE | Destination Register E |
| dstM | Destination Register M |
| valA | Register value A |
| valB | Register value B |

SEQ Hardware

■ Key


- Blue boxes: predesigned hardware blocks
 - E.g., memories, ALU



SEQ Hardware

■ Key


- White ovals: labels for signals
- Thick lines: 64-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values



SEQ Hardware

■ Key


- Gray boxes: control logic
 - Describe in HCL




SEQ Hardware

■ Key

- Blue boxes: predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
- Thick lines: 64-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values



Fetch Logic




■ Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read 10 bytes (PC to PC+9)
 - Signal invalid address


Fetch Logic

Split: Divide instruction byte into icode and ifun

Align: Get fields for rA, rB, and valC



Fetch Logic




Control Logic

- Instr. Valid: Is this instruction valid?
- iCode, Ifun: Generate no-op if invalid address
- Need regids: Does this instruction have a register byte?
- Need valC: Does this instruction have a constant word?

Fetch Control Logic in HCL


```
# Determine instruction code
int icode = [
    imem_error: INOP;
    1: imem_icode;
];

# Determine instruction function
int ifun = [
    imem_error: FNONE;
    1: imem_ifun;
];
```



Fetch Control Logic

in HCL



```

bool need_regs =
    icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPOQ,
               IIRMOVQ, IRMMOVQ, IMRMOVQ };


bool instr_valid = icode in
{ INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRMOVQ,
  IOPQ, ITXX, ICALL, IRET, IPUSHQ, IPOPOQ };

```

Decode Logic

■ Register File


- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)



Decode Logic

Control Logic


- srcA, srcB: read port addresses
- dstE, dstM: write port addresses



Decode Logic

Signals

- **Cnd**: Indicate whether or not to perform conditional move
 - Computed in Execute stage



Decode Logic

■ Register File


- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)

Control Logic

- **srcA, srcB:** read port addresses
- **dstE, dstM:** write port addresses

Signals

- **Cnd:** Indicate whether or not to perform conditional move
 - Computed in Execute stage



A Source

```
int srcA = [
    icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ } : rA;
    icode in { IPOPQ, IRET } : RRSP;
    1 : RNONE; # Don't need register
];
```

| | | |
|--------|---------------------------|--------------------|
| | OPq rA, rB | |
| Decode | valA \leftarrow R[rA] | Read operand A |
| | cmovXX rA, rB | |
| Decode | valA \leftarrow R[rA] | Read operand A |
| | rmovq rA, D(rB) | |
| Decode | valA \leftarrow R[rA] | Read operand A |
| | popq rA | |
| Decode | valA \leftarrow R[%rsp] | Read stack pointer |
| | jXX Dest | |
| Decode | | No operand |
| | call Dest | |
| Decode | | No operand |
| | ret | |
| Decode | valA \leftarrow R[%rsp] | Read stack pointer |

E Destination

| | | |
|-------------------|-------------------------|--|
| | OPq rA, rB | |
| Write-back | R[rB] ← valE | Write back result |
| | cmoveXX rA, rB | |
| Write-back | R[rB] ← valE | Conditionally write back result |
| | rmmovq rA, D(rB) | |
| Write-back | | None |
| | popq rA | |
| Write-back | R[%rsp] ← valE | Update stack pointer |
| | jXX Dest | |
| Write-back | | None |
| | call Dest | |
| Write-back | R[%rsp] ← valE | Update stack pointer |
| | ret | |
| Write-back | R[%rsp] ← valE | Update stack pointer |

```
int dstE = [
    icode in { IRRMOVQ } && Cnd : rB;
    icode in { IIRMOVQ, IOPQ } : rB;
    icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
    1 : RNONE; # Don't write any register
```

SEQ - HCL →


Execute Logic

■ Units


- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- cond
 - Computes conditional jump/move flag

■ Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



ALU A Input



```
int aluA = [
    icode in { IRRMOVQ, IOPQ } : valA;
    icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ } : valC;
    icode in { ICALL, IPUSHQ } : -8;
    icode in { IRET, IPOPQ } : 8;
    # Other instructions don't need ALU
```

| | | |
|---------|---|---------------------------|
| | $R[rA]$ | |
| Execute | $valE \leftarrow valB \text{ OP } valA$ | Perform ALU operation |
| Execute | $valE \leftarrow 0 + valA$ | Pass valA through ALU |
| Execute | $rrmovq rA, D(rB)$ | Compute effective address |
| Execute | $valE \leftarrow valB + valC$ | |
| Execute | $popq rA$ | Increment stack pointer |
| Execute | $valE \leftarrow valB + 8$ | |
| Execute | $jXX Dest$ | No operation |
| Execute | $call Dest$ | |
| Execute | $valE \leftarrow valB + -8$ | Decrement stack pointer |
| Execute | ret | Increment stack pointer |

ALU Operation

| | | |
|---------|--|---------------------------|
| | OPI rA, rB | Perform ALU operation |
| Execute | $\text{valE} \leftarrow \text{valB OP valA}$ | |
| | cmovXX rA, rB | Pass valA through ALU |
| Execute | $\text{valE} \leftarrow 0 + \text{valA}$ | |
| | rmmovl rA, D(rB) | Compute effective address |
| Execute | $\text{valE} \leftarrow \text{valB} + \text{valC}$ | |
| | popq rA | Increment stack pointer |
| Execute | $\text{valE} \leftarrow \text{valB} + 8$ | |
| | jXX Dest | No operation |
| Execute | | |
| | call Dest | Decrement stack pointer |
| Execute | $\text{valE} \leftarrow \text{valB} + -8$ | |
| | ret | Increment stack pointer |
| Execute | $\text{valE} \leftarrow \text{valB} + 8$ | |

```
int alufun = [
    icode == IOPQ : ifun;
    1 : ALUADD;
];
```


Memory Logic

■ Memory

- Reads or writes memory word

■ Control Logic


- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



Instruction Status


Control Logic

- stat: What is instruction status?



```
## Determine instruction status
int Stat = [
    imem_error || dmem_error : SADR;
    !instr_valid: SINS;
    icode == IHALT : SHLT;
    1 : SAOK;
];
```

Memory Address



| | | | |
|-------------------------------|--------|---|--------------------------------|
| <code>OPq rA, rB</code> | Memory | | No operation |
| <code>rmmovq rA, D(rB)</code> | Memory | $M_8[\text{valE}] \leftarrow \text{valA}$ | Write value to memory |
| <code>popq rA</code> | Memory | $\text{valM} \leftarrow M_8[\text{valA}]$ | Read from stack |
| <code>jXX Dest</code> | Memory | | No operation |
| <code>call Dest</code> | Memory | $M_8[\text{valE}] \leftarrow \text{valP}$ | Write return value on stack |
| <code>ret</code> | Memory | $\text{valM} \leftarrow M_8[\text{valA}]$ | Read return address |

```
int mem_addr = [
    icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : valE;
    icode in { IPOPQ, IRET } : valA;
    # Other instructions don't need address
```

1;

Memory Read


| | | |
|---------------|-----------------------------|--------------------------------|
| | OPq rA, rB | |
| Memory | | No operation |
| | rmmovq rA, D(rB) | |
| Memory | $M_8[valE] \leftarrow valA$ | Write value to memory |
| | popq rA | |
| Memory | $valM \leftarrow M_8[valA]$ | Read from stack |
| | jXX Dest | |
| Memory | | No operation |
| | call Dest | |
| Memory | $M_8[valE] \leftarrow valP$ | Write return value on stack |
| | ret | |
| Memory | $valM \leftarrow M_8[valA]$ | Read return address |

```
bool mem_read = icode in { IMRMOVQ, IPOPOQ, IRET };
```


PC Update Logic

■ New PC

- Select next value of PC





PC Update



| | | |
|-----------|------------------------|----------------------------|
| | OPq rA, rB | |
| PC update | PC ← valP | Update PC |
| | xmmovq rA, D(rB) | |
| PC update | PC ← valP | Update PC |
| | popq rA | |
| PC update | PC ← valP | Update PC |
| | jXX Dest | <i>target fall-through</i> |
| PC update | PC ← Cnd ? valC : valP | Update PC |
| | call Dest | |
| PC update | PC ← valC | Set PC to destination |
| | ret | <i>return add</i> |
| PC update | PC ← valM | Set PC to return address |

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Cnd : valC;
    icode == IRET : valM;
    1 : valP;
];
```



SEQ Operation



- **State — Memory Element**
 - PC register
 - Cond. Code register
 - Data memory
 - Register file



All updated as clock rises
- **Combinational Logic**
 - ALU
 - Control logic
 - Memory reads
 - Instruction memory
 - Register file
 - Data memory

SEQ Operation #2





- state set according to second `irmovq` instruction
- combinational logic starting to react to state changes

SEQ Operation #3





- state set according to second `irmovq` instruction
- combinational logic generates results for `addq` instruction

SEQ Operation #4



- state set according to addq instruction
- combinational logic starting to react to state changes

SEQ Operation #5



- state set according to addq instruction
- combinational logic generates results for je instruction

SEQ Summary

■ Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

■ Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

