



SHARED POWER: DEVICE RAIL, +3V3_DEV, KSZ CORE RAILS, CR2032




SLOT S1

SLOT S1: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)





SLOT S1



SLOT S1


SLOT S1: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)






SLOT S1

SLOT S1: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S1

SLOT S1: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S2


SLOT S2: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)



SLOT S2


SLOT S2: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)






SLOT S2

SLOT S2: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S2

SLOT S2: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S2: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S3

SLOT S3: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT




SLOT S3

SLOT S3: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S3

SLOT S3: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S3




SLOT S3

SLOT S3: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S3

SLOT S3: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S3

SLOT S3: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SLOT S3


SLOT S3: COMPUTE MODULE 5, PCIe SWITCH, USB 3 HUB, M.2 SOCKETS, RAILS, SUPPORT (continued)




SHARED: ETHERNET SWITCH KSZ9897R: PORTS 1-3 THE MODULES, PORT 4 THE WALL RJ45 THROUGH THE..




SHARED: ETHERNET SWITCH KSZ9897R: PORTS 1-3 THE MODULES, PORT 4 THE WALL RJ45 THROUGH THE.. (continued)




SHARED: DISPLAY SWITCH: TWO TS3DV642 IN CASCADE TO THE HDMI RECEPTACLE; SEL2 CHOOSES THE SLOT..




SHARED: DISPLAY SWITCH: TWO TS3DV642 IN CASCADE TO THE HDMI RECEPTACLE; SEL2 CHOOSES THE SLOT.. (continued)




SHARED: GNSS LG290P ON A CP2102N BRIDGE (BANK 2 HUB, PORT 1; A BANK IS NOT A SLOT SINCE THE I/O..




SHARED: GNSS LG290P ON A CP2102N BRIDGE (BANK 2 HUB, PORT 1; A BANK IS NOT A SLOT SINCE THE I/O.. (continued)




SHARED: LORA E22-900M30S ON S3'S SPI0, 5 V THROUGH A TPS22810 GATED BY EMCON; ANTENNA PAD TO A..




SHARED: TWO E72 CC2652P RADIOS (ZIGBEE COORDINATOR, THREAD RCP) ON CP2102N BRIDGES (BANK 2 HUB,..





SHARED: TWO E72 CC2652P RADIOS (ZIGBEE COORDINATOR, THREAD RCP) ON CP2102N BRIDGES (BANK 2 HUB... (continued)




SHARED: LIMESDR MINI RECEPTACLE (BANK 1 HUB, PORT 1, USB 3) AND THE ROCKBLOCK 9704 HEADER (BANK..




SHARED: LIMESDR MINI RECEPTACLE (BANK 1 HUB, PORT 1, USB 3) AND THE ROCKBLOCK 9704 HEADER (BANK.. (continued)




SHARED: CAMERA, QMX AND SPARE USB HEADERS, THE WALL USB PAIR (BANK 3 HUB, PORT 3) WITH ITS ESD




SHARED: HARDWARE EMCON GATES (74LVC08APW: 1 1A 2 1B 3 1Y 4 2A 5 2B 6 2Y 7 GND 8 3Y 9 3A 10 3B..




SHARED: EXPANDERS, SECURE ELEMENT, HOLDOVER CLOCK, TEMPERATURE (KIT I2C BUS, MASTERED BY THE..




SHARED: THE PANEL RIBBON J_PANEL (2X13) TO C7'S CONTROLLER AND THE A22 RIBBON J_AB1 (2X13,..




SHARED: THE I/O HIGH-AVAILABILITY CONTROL PLANE (ARCH-PCB-B-IOHA)




SHARED: THE I/O HIGH-AVAILABILITY CONTROL PLANE (ARCH-PCB-B-IOHA) (continued)




SHARED: THE I/O HIGH-AVAILABILITY CONTROL PLANE (ARCH-PCB-B-IOHA) (continued)




SHARED: THE I/O HIGH-AVAILABILITY CONTROL PLANE (ARCH-PCB-B-IOHA) (continued)




SHARED: THE I/O HIGH-AVAILABILITY CONTROL PLANE (ARCH-PCB-B-IOHA) (continued)




SHARED: THE 2-OF-3 MAJORITY VOTERS



SHARED: THE 2-OF-3 MAJORITY VOTERS (continued)



SHARED: THE 2-OF-3 MAJORITY VOTERS (continued)



SHARED: THE SHARED WIFI ANTENNAS AND THEIR CHANGEOVER

