











REF3112-Q1, REF3120-Q1, REF3125-Q1 REF3130-Q1, REF3133-Q1, REF3140-Q1

SBVS299 - APRIL 2017

# REF31xx-Q1 15 ppm/°C Maximum, 100-μA, SOT-23 Series Voltage Reference

#### **Features**

- AEC-Q100 Qualified With the Following Results:
  - Device T<sub>A</sub> Range: –40°C to 125°C
  - Device HBM ESD Classification Level H1C
  - Device CDM ESD Classification Level C4A
- High Accuracy: 0.2% Maximum
- **Excellent Specified Drift Performance:** 
  - 20 ppm/°C (Maximum) from –40°C to +125°C
- High Output Current: ±10 mA
- Low Dropout: 5 mV
- Low Io: 115 µA Maximum
- Low Noise: 17 µVp-p/V
- No Output Capacitor Required
- Available Voltage Options: 1.2 V, 2 V, 2.5 V, 3 V, 3.3 V, 4 V
- MicroSize Package: 3-Pin SOT-23

# **Applications**

- **HEV/EV Powertrain Systems** 
  - Automotive Battery Management Systems

  - **Electric Power Steering Systems**
- Advanced Driver Assistance Systems (ADAS)
  - Radar Systems
  - Night Vision Systems
  - **Dynamic Spotlight**
  - Front Camera
- Infotainment MCU Attached
- Portable, Battery-Powered Equipment

#### 3 Description

The REF31xx-Q1 is a family of precision, low power, low dropout, series voltage references available in the tiny 3-pin SOT-23 package.

The REF31xx-Q1 small size and consumption (100 µA typical) make it ideal for portable and battery-powered applications. The REF31xx-Q1 does not require a load capacitor, but is stable with any capacitive load and can sink or source up to 10 mA of output current.


Unloaded, the REF31xx-Q1 can operate on supplies down to 5 mV above the output voltage. All models are specified for the wide temperature range of -40°C to +125°C.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
REF3112-Q1 REF3120-Q1 REF3125-Q1 REF3130-Q1 REF3133-Q1 REF3140-Q1	SOT-23 (3)	2.92 mm × 1.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Typical Application



#### **Quiescent Current vs Temperature**






# **Table of Contents**

1	Features 1		8.4 Device Functional Modes	13
2	Applications 1	9	Application and Implementation	. 15
3	Description 1		9.1 Application Information	15
4	Revision History2		9.2 Typical Application	15
5	Device Comparison Table3	10	Power Supply Recommendations	. 17
6	Pin Configuration and Functions3	11	Layout	. 17
7	Specifications4		11.1 Layout Guidelines	17
•	7.1 Absolute Maximum Ratings		11.2 Layout Example	17
	7.2 ESD Ratings	12	Device and Documentation Support	. 18
	7.3 Recommended Operating Conditions		12.1 Device Support	18
	7.4 Thermal Information 4		12.2 Related Links	18
	7.5 Electrical Characteristics4		12.3 Receiving Notification of Documentation Update	s 18
	7.6 Typical Characteristics		12.4 Community Resources	18
8	Detailed Description 10		12.5 Trademarks	18
•	8.1 Overview 10		12.6 Electrostatic Discharge Caution	
	8.2 Functional Block Diagram 10		12.7 Glossary	18
	8.3 Feature Description	13	Mechanical, Packaging, and Orderable Information	. 19

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2017	*	Initial release




# 5 Device Comparison Table

**INSTRUMENTS** 

PRODUCT	VOLTAGE (V)
REF3112-Q1	1.25
REF3120-Q1	2.048
REF3125-Q1	2.5
REF3130-Q1	3
REF3133-Q1	3.3
REF3140-Q1	4.096

# 6 Pin Configuration and Functions



**Pin Functions** 

PIN		I/O	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	IN	I	Input supply voltage	
2	OUT	0	Reference output voltage	
3	GND	_	Ground	

# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Supply voltage, V+ to V-		7	V
Output short circuit	Continuous		
Operating temperature	<b>-</b> 55	135	°C
Junction temperature		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	V <sub>REF</sub> + 0.05 <sup>(1)</sup>	5.5	<b>V</b>
$I_{LOAD}$	Load current		25	mA
T <sub>A</sub>	Operating temperature	-40	125	°C

<sup>(1)</sup> Minimum supply voltage for the REF3112-Q1 is 1.8 V.

#### 7.4 Thermal Information

		REF31xx-Q1	
	THERMAL METRIC <sup>(1)</sup>	DBZ (SOT-23)	UNIT
		3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	292.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	124.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	89	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	87.6	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 7.5 Electrical Characteristics

at  $T_A = 25$ °C,  $I_{LOAD} = 0$  mA, and  $V_{IN} = 5$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REF3312-Q1	<sup>(1)</sup> — 1.25 V					
V	Output voltage		1.2475	1.25	1.2525	V
V <sub>OUT</sub>	Initial accuracy		-0.2%		0.2%	
		f = 0.1 Hz to 10 Hz		17		$\mu V_{PP}$
	Output voltage noise	f = 10 Hz to 10 kHz		24		$\mu V_{\text{RMS}}$

(1) Minimum supply voltage for the REF3112 is 1.8 V.

**TRUMENTS** 

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **Electrical Characteristics (continued)**

at  $T_A = 25$ °C,  $I_{LOAD} = 0$  mA, and  $V_{IN} = 5$  V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
REF3120-Q1 -	— 2.048 V						
.,	Output voltage			2.0439	2.048	2.0521	V
V <sub>OUT</sub>	Initial accuracy			-0.2%		0.2%	
	0		f = 0.1 Hz to 10 Hz		27		$\mu V_{PP}$
	Output voltage noise		f = 10 Hz to 10 kHz		39		$\mu V_{RMS}$
REF3125-Q1 -	— 2.5 V			1		'	
.,	Output voltage			2.495	2.5	2.505	V
V <sub>OUT</sub>	Initial accuracy			-0.2%		0.2%	
	0		f = 0.1 Hz to 10 Hz		33		$\mu V_{PP}$
	Output voltage noise		f = 1 0Hz to 10 kHz		48		$\mu V_{RMS}$
REF3130-Q1 -	— 3 V			1		'	
Output voltage				2.994	3	3.006	V
V <sub>OUT</sub>	Initial accuracy			-0.2%		0.2%	
	0		f = 0.1 Hz to 10 Hz		39		$\mu V_{PP}$
	Output voltage noise		f = 10 Hz to 10 kHz		57		$\mu V_{RMS}$
REF3133-Q1 -	— 3.3 V		•				
V <sub>OUT</sub>	Output voltage			3.2934	3.3	3.3066	V
	Initial accuracy			-0.2%		0.2%	
	Output voltage noise		f = 0.1 Hz to 10 Hz		43		$\mu V_{PP}$
			f = 10 Hz to 10 kHz		63		$\mu V_{RMS}$
REF3140-Q1 -	— 4.096 V			I			
	Output voltage			4.0878	4.096	4.1042	V
V <sub>OUT</sub>	Output voltage Initial accuracy			4.0878 -0.2%	4.096	4.1042 0.2%	V
V <sub>OUT</sub>	Initial accuracy		f = 0.1 Hz to 10 Hz		4.096		V μV <sub>PP</sub>
V <sub>OUT</sub>			f = 0.1 Hz to 10 Hz f = 10 Hz to 10 kHz				
	Initial accuracy  Output voltage noise				53		μV <sub>PP</sub>
REF31xx-Q1 (	Initial accuracy Output voltage noise (REF3112-Q1, REF312	0-Q1, REF3125-Q1, F	f = 10 Hz to 10 kHz		53		μV <sub>PP</sub> μV <sub>RMS</sub>
REF31xx-Q1 (	Initial accuracy  Output voltage noise	0-Q1, REF3125-Q1, F	f = 10 Hz to 10 kHz REF3130-Q1, REF3133-Q1, REF3140-Q1)		53 78	0.2%	μV <sub>PP</sub> μV <sub>RMS</sub>
REF31xx-Q1 (	Initial accuracy Output voltage noise (REF3112-Q1, REF312	0-Q1, REF3125-Q1, F	f = 10 Hz to 10 kHz REF3130-Q1, REF3133-Q1, REF3140-Q1)  T <sub>A</sub> = 0°C to 70°C.		53 78 5	0.2%	μV <sub>PP</sub> μV <sub>RMS</sub>
REF31xx-Q1 (	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage tempe	0-Q1, REF3125-Q1, F	$f = 10 \text{ Hz to } 10 \text{ kHz}$ REF3130-Q1, REF3133-Q1, REF3140-Q1) $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}.$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C }.$		53 78 5 10	0.2%	μV <sub>PP</sub> μV <sub>RMS</sub>
REF31xx-Q1 ( dV <sub>OUT</sub> /dT	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage temper Long-term stability Line regulation	0-Q1, REF3125-Q1, F	$f = 10 \text{ Hz to } 10 \text{ kHz}$ $REF3130\text{-Q1, REF3133-Q1, REF3140-Q1)}$ $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C.}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C .}$ $0 \text{ to } 1000 \text{ hours}$		53 78 5 10 70	0.2% 15 20	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C ppm
REF31xx-Q1 ( dV <sub>OUT</sub> /dT	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage tempe	20-Q1, REF3125-Q1, Ferature drift <sup>(2)</sup>	$f = 10 \text{ Hz to } 10 \text{ kHz}$ $REF3130-Q1, REF3133-Q1, REF3140-Q1)$ $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}.$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C }.$ $0 \text{ to } 1000 \text{ hours}$ $V_{REF} + 0.05^{(1)} \leq V_{\text{IN}} \leq 5.5 \text{ V}$		53 78 5 10 70 20	0.2% 15 20 65	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C
REF31xx-Q1 ( $dV_{OUT}/dT$ $dV_{OUT}/dI_{LOAD}$	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage temper Long-term stability Line regulation Load regulation (3)	erature drift <sup>(2)</sup> Sourcing	$f = 10 \text{ Hz to } 10 \text{ kHz}$ $REF3130-Q1, REF3133-Q1, REF3140-Q1)$ $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}.$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C }.$ $0 \text{ to } 1000 \text{ hours}$ $V_{REF} + 0.05^{(1)} \leq V_{IN} \leq 5.5 \text{ V}$ $0 \text{ mA} < I_{LOAD} < 10 \text{ mA}, V_{IN} = V_{REF} + 250 \text{ mV}^{(1)}$		53 78 5 10 70 20 10	0.2% 15 20 65 30	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C ppm ppm/V
REF31xx-Q1 (	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage temper Long-term stability Line regulation	erature drift <sup>(2)</sup> Sourcing Sinking	$f = 10 \text{ Hz to } 10 \text{ kHz}$ $REF3130-Q1, REF3133-Q1, REF3140-Q1)$ $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}.$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C }.$ $0 \text{ to } 1000 \text{ hours}$ $V_{REF} + 0.05^{(1)} \leq V_{IN} \leq 5.5 \text{ V}$ $0 \text{ mA} < I_{LOAD} < 10 \text{ mA}, V_{IN} = V_{REF} + 250 \text{ mV}^{(1)}$		53 78 5 10 70 20 10 20	0.2% 15 20 65 30	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C ppm
REF31xx-Q1 ( dV <sub>OUT</sub> /dT dV <sub>OUT</sub> /dI <sub>LOAD</sub>	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage temper Long-term stability Line regulation Load regulation (3) Thermal	erature drift <sup>(2)</sup> Sourcing Sinking First Cycle	$f = 10 \text{ Hz to } 10 \text{ kHz}$ $REF3130-Q1, REF3133-Q1, REF3140-Q1)$ $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}.$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C }.$ $0 \text{ to } 1000 \text{ hours}$ $V_{REF} + 0.05^{(1)} \leq V_{IN} \leq 5.5 \text{ V}$ $0 \text{ mA} < I_{LOAD} < 10 \text{ mA}, V_{IN} = V_{REF} + 250 \text{ mV}^{(1)}$		53 78 5 10 70 20 10 20	0.2% 15 20 65 30	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C ppm ppm/V
REF31xx-Q1 ( dV <sub>OUT</sub> /dT dV <sub>OUT</sub> /dl <sub>LOAD</sub> dT	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage temper Long-term stability Line regulation Load regulation Thermal hysteresis (4)	erature drift <sup>(2)</sup> Sourcing Sinking First Cycle			53 78 5 10 70 20 10 20 100 25	0.2% 15 20 65 30 50	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C ppm ppm/V μV/mA
REF31xx-Q1 ( $dV_{OUT}/dT$ $dV_{OUT}/dI_{LOAD}$ $dT$ $V_{IN} - V_{OUT}$	Initial accuracy  Output voltage noise  (REF3112-Q1, REF312  Output voltage temper  Long-term stability  Line regulation  Load regulation  Thermal hysteresis (4)  Dropout voltage (1)  Output current	erature drift <sup>(2)</sup> Sourcing Sinking First Cycle		-0.2%	53 78 5 10 70 20 10 20 100 25	0.2% 15 20 65 30 50	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C  ppm  ppm/V  μV/mA  ppm  mV  mA
REF31xx-Q1 ( $dV_{OUT}/dT$ $dV_{OUT}/dI_{LOAD}$ $dT$ $V_{IN} - V_{OUT}$	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage temper Long-term stability Line regulation Load regulation (3) Thermal hysteresis (4) Dropout voltage (1)	Sourcing Sinking First Cycle Additional Cycles		-0.2%	53 78 5 10 70 20 10 20 100 25 5	0.2% 15 20 65 30 50	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C  ppm ppm/V  μV/mA
REF31xx-Q1 ( dV <sub>OUT</sub> /dT  dV <sub>OUT</sub> /dI <sub>LOAD</sub> dT  V <sub>IN</sub> - V <sub>OUT</sub>	Initial accuracy  Output voltage noise  (REF3112-Q1, REF312  Output voltage temper  Long-term stability  Line regulation  Load regulation  Thermal hysteresis (4)  Dropout voltage (1)  Output current	Sourcing Sinking First Cycle Additional Cycles  Sourcing		-0.2%	53 78 5 10 70 20 10 20 100 25 5	0.2% 15 20 65 30 50	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C  ppm  ppm/V  μV/mA  ppm  mV  mA
REF31xx-Q1 ( dV <sub>OUT</sub> /dT  dV <sub>OUT</sub> /dI <sub>LOAD</sub> dT  V <sub>IN</sub> - V <sub>OUT</sub> I <sub>LOAD</sub>	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage temper Long-term stability Line regulation Load regulation  Thermal hysteresis (4) Dropout voltage (1) Output current Short-circuit current Turnon settling time	Sourcing Sinking First Cycle Additional Cycles  Sourcing	$f = 10 \text{ Hz to } 10 \text{ kHz}$ $REF3130\text{-Q1, REF3133\text{-Q1, REF3140\text{-Q1}}}$ $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C.}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C.}$ $0 \text{ to } 1000 \text{ hours}$ $V_{REF} + 0.05^{(1)} \le V_{IN} \le 5.5 \text{ V}$ $0 \text{ mA} < I_{LOAD} < 10 \text{ mA, } V_{IN} = V_{REF} + 250 \text{ mV}^{(1)}$ $-10 \text{ mA} < I_{LOAD} < 0 \text{ mA, } V_{IN} = V_{REF} + 100 \text{ mV}^{(1)}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C.}$	-0.2%	53 78 5 10 70 20 10 20 100 25 5	0.2% 15 20 65 30 50	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C  ppm ppm/V  μV/mA  ppm mV  mA
REF31xx-Q1 ( $dV_{OUT}/dT$ $dV_{OUT}/dI_{LOAD}$ $dT$ $V_{IN} - V_{OUT}$	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage temper Long-term stability Line regulation Load regulation  Thermal hysteresis (4) Dropout voltage (1) Output current Short-circuit current Turnon settling time	Sourcing Sinking First Cycle Additional Cycles  Sourcing	$f = 10 \text{ Hz to } 10 \text{ kHz}$ $REF3130\text{-Q1, REF3133\text{-Q1, REF3140\text{-Q1}}}$ $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C.}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C.}$ $0 \text{ to } 1000 \text{ hours}$ $V_{REF} + 0.05^{(1)} \le V_{IN} \le 5.5 \text{ V}$ $0 \text{ mA} < I_{LOAD} < 10 \text{ mA, } V_{IN} = V_{REF} + 250 \text{ mV}^{(1)}$ $-10 \text{ mA} < I_{LOAD} < 0 \text{ mA, } V_{IN} = V_{REF} + 100 \text{ mV}^{(1)}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C.}$	-0.2%	53 78 5 10 70 20 10 20 100 25 5	0.2% 15 20 65 30 50	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C  ppm ppm/V  μV/mA  ppm mV  mA
REF31xx-Q1 ( dV <sub>OUT</sub> /dT  dV <sub>OUT</sub> /dl <sub>LOAD</sub> dT  V <sub>IN</sub> - V <sub>OUT</sub> l <sub>LOAD</sub> lsc	Initial accuracy Output voltage noise (REF3112-Q1, REF312 Output voltage temper Long-term stability Line regulation  Load regulation  Thermal hysteresis (4) Dropout voltage (1) Output current Short-circuit current Turnon settling time	Sourcing Sinking First Cycle Additional Cycles  Sourcing	f = 10 Hz to 10 kHz  REF3130-Q1, REF3133-Q1, REF3140-Q1) $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}.$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C }.$ 0 to 1000 hours $V_{REF} + 0.05^{(1)} \le V_{IN} \le 5.5 \text{ V}$ 0 mA < I <sub>LOAD</sub> < 10 mA, V <sub>IN</sub> = V <sub>REF</sub> + 250 mV <sup>(1)</sup> $-10 \text{ mA} < I_{LOAD} < 0 \text{ mA}, V_{IN} = V_{REF} + 100 \text{ mV}^{(1)}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}.$ To 0.1% at V <sub>IN</sub> = +5 V with C <sub>L</sub> = 0 μF	-0.2%	53 78 5 10 70 20 10 20 100 25 5	0.2% 15 20 65 30 50 10	μV <sub>PP</sub> μV <sub>RMS</sub> ppm/°C  ppm  ppm/V  μV/mA  ppm  mV  mA  μs

Box Method used to determine temperature drift.


Typical value of load regulation reflects measurements using force and sense contacts; see Load Regulation.

Thermal hysteresis is explained in more detail in *Application and Implementation* of this data sheet.



# 7.6 Typical Characteristics

At  $T_A = 25$ °C,  $V_{IN} = 5$ -V power supply, and REF3125-Q1 is used for typical characteristic measurements, unless otherwise noted






www.ti.com

Typical Characteristics (continued

# **Typical Characteristics (continued)**


At  $T_A = 25$ °C,  $V_{IN} = 5$ -V power supply, and REF3125-Q1 is used for typical characteristic measurements, unless otherwise noted.




# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

At  $T_A = 25$ °C,  $V_{IN} = 5$ -V power supply, and REF3125-Q1 is used for typical characteristic measurements, unless otherwise noted.








www.ti.com

**Typical Characteristics (continued)** 

At  $T_A = 25$ °C,  $V_{IN} = 5$ -V power supply, and REF3125-Q1 is used for typical characteristic measurements, unless otherwise noted.






#### 8 Detailed Description

#### 8.1 Overview

The REF31xx-Q1 is a family of series, CMOS, precision bandgap voltage references. The basic bandgap topology is shown in *Functional Block Diagram*. Transistors  $Q_1$  and  $Q_2$  are biased such that the current density of  $Q_1$  is greater than that of  $Q_2$ . The difference of the two base-emitter voltages,  $Vbe_1 - Vbe_2$ , has a positive temperature coefficient and is forced across resistor  $R_1$ . This voltage is gained up and added to the base-emitter voltage of  $Q_2$ , which has a negative temperature coefficient. The resulting output voltage is virtually independent of temperature. The curvature of the bandgap voltage, as shown in Figure 3, is due to the slightly nonlinear temperature coefficient of the base-emitter voltage of  $Q_2$ .

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporate

#### 8.3 Feature Description

#### 8.3.1 Supply Voltage

The REF31xx-Q1 family of references features an extremely low dropout voltage. With the exception of the REF3112, which has a minimum supply requirement of 1.8 V, these references can be operated with a supply of only 5 mV above the output voltage in an unloaded condition. For loaded conditions, a typical dropout voltage versus load is shown in *Typical Characteristics*.

The REF31xx-Q1 features a low quiescent current that is extremely stable over changes in both temperature and supply. The typical room temperature quiescent current is 100  $\mu$ A, and the maximum quiescent current over temperature is just 135  $\mu$ A. The quiescent current typically changes less than 2  $\mu$ A over the entire supply range, as shown in Figure 20.




Figure 20. Supply Current vs Supply Voltage



#### **Feature Description (continued)**

Supply voltages below the specified levels can cause the REF31xx-Q1 to momentarily draw currents greater than the typical quiescent current. This can be prevented by using a power supply with a fast rising edge and low output impedance.

#### 8.3.2 Thermal Hysteresis

Thermal hysteresis for the REF31xx-Q1 is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. It can be expressed as:

$$V_{HYST} = \left(\frac{abs|V_{PRE} - V_{POST}|}{V_{NOM}}\right) \times 10^6 \text{ (ppm)}$$

Where:

 $V_{HYST}$  = Thermal hysteresis.

V<sub>PRE</sub> = Output voltage measured at 25°C pretemperature cycling.

 $V_{POST}$  = Output voltage measured after the device has been cycled through the specified temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C and returned to  $25^{\circ}$ C. (1)

#### 8.3.3 Temperature Drift

The REF31xx-Q1 is designed to exhibit minimal drift error, defined as the change in output voltage over varying temperature. The drift is calculated using the *box* method, which is described in Equation 2:

$$Drift = \left(\frac{V_{OUTMAX} - V_{OUTMIN}}{V_{OUT} \text{ x Temperature Range}}\right) \text{ x } 10^6 \text{ (ppm)}$$
(2)

The REF31xx-Q1 features a typical drift coefficient of 5 ppm from 0°C to 70°C, the primary temperature range for many applications. For the industrial temperature range of -40°C to +125°C, the REF31xx-Q1 family drift increases to a typical value of 10 ppm.

#### 8.3.4 Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise can be seen in Figure 21. The noise voltage of the REF31xx-Q1 increases with output voltage and operating temperature. Additional filtering may be used to improve output noise levels, although take care to ensure the output impedance does not degrade the AC performance.




Figure 21. 0.1-Hz to 10-Hz Noise



#### **Feature Description (continued)**

#### 8.3.5 Long-Term Stability

Long-term stability refers to the change of the output voltage of a reference over a period of months or years. This effect lessens as time progresses, as is shown by the long-term stability curves. The typical drift value for the REF31xx-Q1 is 70 ppm from 0 to 1000 hours. This parameter is characterized by measuring 30 units at regular intervals for a period of 1000 hours.




Figure 22. REF3112 Long-Term Stability

#### 8.3.6 Load Regulation

Load regulation is defined as the change in output voltage due to changes in load current. The load regulation of the REF31xx-Q1 is measured using force and sense contacts as pictured in Figure 23. The force and sense lines reduce the impact of contact and trace resistance, resulting in accurate measurement of the load regulation contributed solely by the REF31xx-Q1. For applications requiring improved load regulation, force and sense lines must be used.




Figure 23. Accurate Load Regulation of REF31xx-Q1



#### 8.4 Device Functional Modes

#### 8.4.1 Negative Reference Voltage

For applications requiring a negative and positive reference voltage, the REF31xx-Q1 and OPA703 can be used to provide a dual-supply reference from a ±5-V supply. Figure 24 shows the REF3125-Q1 used to provide a ±2.5-V supply reference voltage. The low drift performance of the REF31xx-Q1 complements the low offset voltage and low drift of the OPA703 to provide an accurate solution for split-supply applications.





Figure 24. REF3125-Q1 Combined With OPA703 to Create Positive and Negative Reference Voltages

#### 8.4.2 Data Acquisition

Data acquisition systems often require stable voltage references to maintain accuracy. The REF31xx-Q1 family features stability and a wide range of voltages suitable for most microcontrollers and data converters. Figure 25, Figure 26, and Figure 27 show basic data acquisition systems.








Figure 26. Basic Data Acquisition System 2




Figure 27. REF3140-Q1 Provides an Accurate Reference for Driving the ADS8381

#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The REF31xx-Q1 does not require a load capacitor and is stable with any capacitive load. Figure 28 shows typical connections required for operation of the REF31xx-Q1. TI recommends a supply bypass capacitor of  $0.47~\mu F$ .





Figure 28. Typical Connections for Operating REF31xx-Q1

# 9.2 Typical Application

Figure 29 shows a low-power reference and conditioning circuit. This circuit attenuates and level-shifts a bipolar input voltage within the proper input range of a single-supply, low-power, 16-bit  $\Delta\Sigma$  ADC, such as the one inside the MSP430<sup>TM</sup> or other similar single-supply ADCs. Precision reference circuits are used to level-shift the input signal, provide the ADC reference voltage, and to create a well-regulated supply voltage for the low-power analog circuitry. A low-power, zero-drift, op-amp circuit is used to attenuate and level-shift the input signal.



Copyright © 2016, Texas Instruments Incorporated

Figure 29. Low-Power Reference and Bipolar Voltage Conditioning Circuit for Low-Power ADCs

# TEXAS INSTRUMENTS

#### Typical Application (continued)

#### 9.2.1 Design Requirements

For typical REF31xx-Q1 applications, use these parameters:

Supply voltage: 3.3 V


Maximum input voltage: ±6 V
 Specified input voltage: ±5 V
 ADC reference voltage: 1.25 V

The goal for this design is to accurately condition a  $\pm 5$ -V bipolar input voltage into a voltage suitable for conversion by a low-voltage ADC with a 1.25-V reference voltage,  $V_{REF}$ , and an input voltage range of  $V_{REF}$  / 2. The circuit must function with reduced performance over a wider input range of at least  $\pm 6$  V to protect from overvoltage conditions.

#### 9.2.2 Detailed Design Procedure

Figure 29 depicts a simplified schematic for this design showing the MSP430 ADC inputs and full input conditioning circuitry. The ADC is configured for a bipolar measurement where final conversion result is the differential voltage between the voltage at the positive and negative ADC inputs. The bipolar, GND-referenced input signal must be level-shifted and attenuated by the operational amplifier so that the output is biased to VREF/2 and has a differential voltage that is within the ±VREF/2 input range of the ADC.

# 9.2.3 Application Curves





### 10 Power Supply Recommendations

The REF31xx-Q1 family of references features an extremely low dropout voltage. With the exception of the REF3112, which has a minimum supply requirement of 1.8 V, these references can be operated with a supply of only 5 mV above the output voltage in an unloaded condition. For loaded conditions see Figure 4. TI recommends a supply bypass capacitor greater than  $0.47~\mu F$ .

#### 11 Layout

#### 11.1 Layout Guidelines

Figure 33 shows an example of a printed-circuit board (PCB) layout using the REF31xx-Q1. Some key considerations are:

- Connect low-ESR, 0.1-μF ceramic bypass capacitors at V<sub>IN</sub> of the REF31xx-Q1.
- Decouple other active devices in the system per the device specifications.
- Use a solid ground plane to help distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close as possible to the device. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Minimize trace length between the reference and bias connections to the INA and ADC to reduce noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

# 11.2 Layout Example




Figure 33. Layout Example



# 12 Device and Documentation Support

#### 12.1 Device Support

For device support, see the following:

Voltage References Forum

#### 12.2 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
REF3112-Q1	Click here	Click here	Click here	Click here	Click here
REF3120-Q1	Click here	Click here	Click here	Click here	Click here
REF3125-Q1	Click here	Click here	Click here	Click here	Click here
REF3130-Q1	Click here	Click here	Click here	Click here	Click here
REF3133-Q1	Click here	Click here	Click here	Click here	Click here
REF3140-Q1	Click here	Click here	Click here	Click here	Click here

#### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates — go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button to register and receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

MSP430, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.





Instruments

www.ti.com

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





11-Oct-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b>	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
REF3112AQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(31AQ, R31A)	Samples
REF3120AQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	31BQ	Samples
REF3125AQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	31CQ	Samples
REF3130AQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	31EQ	Samples
REF3133AQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	(31FQ, R31A)	Samples
REF3140AQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	31DQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

11-Oct-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF3112AQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
REF3120AQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
REF3125AQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
REF3130AQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
REF3133AQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
REF3140AQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3

www.ti.com 5-Jan-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF3112AQDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
REF3120AQDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
REF3125AQDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
REF3130AQDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
REF3133AQDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
REF3140AQDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203227/C





SMALL OUTLINE TRANSISTOR



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration TO-236, except minimum foot length.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated