



# Cypress Programmer 2.1 OpenOCD

## CLI User Guide

Document Number: 002-26234 Rev. \*A

Cypress Semiconductor  
198 Champion Court  
San Jose, CA 95134-1709  
<http://www.cypress.com>

## Copyrights

© Cypress Semiconductor Corporation, 2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, ModusToolbox, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.

# Contents



<b>1</b>	<b>Introduction .....</b>	<b>6</b>
	Overview .....	6
	Acronyms and Abbreviations .....	6
	Supported OS .....	7
	Supported MCU Devices .....	7
	Supported Hardware (Probes) .....	7
	Installation .....	7
	Document Convention .....	8
	Revision History .....	8
<b>2</b>	<b>Cypress Programmer Installation.....</b>	<b>9</b>
	Windows Package Contents .....	9
	System Prerequisites .....	9
	Installation Procedure on Windows 7,8,10 (x86 / x64) .....	9
	J-Link configuration .....	11
	Installation Procedure on Ubuntu Linux (x64) .....	11
	Installation Procedure on Mac OS .....	12
<b>3</b>	<b>Getting Started .....</b>	<b>13</b>
	Connect Device .....	13
	List Connected Targets .....	13
	Under Windows OS: .....	13
	Under Linux OS: .....	13
	Under macOS X: .....	14
	Program PSoC 6 Target Device .....	14
	Program Traveo II Target Device .....	15
	Program Device Using Configuration File Only .....	16
	Program Device Using Configuration File and Command Line .....	17
<b>4</b>	<b>Supported Target Configurations .....</b>	<b>18</b>
<b>5</b>	<b>Command-Line Options .....</b>	<b>19</b>
	--file (-f) .....	19
	--search (-s) .....	20
	--command (-c) .....	20
	--debug (-d) .....	21
	--log_output (-l) .....	21

--help (-h).....	21
--version (-v).....	21
<b>6 OpenOCD Commands Overview .....</b>	<b>22</b>
<b>7 OpenOCD Commands Description.....</b>	<b>24</b>
General OpenOCD Commands .....	24
version.....	24
help .....	24
shutdown .....	24
log_output.....	24
debug_level .....	25
reset_config.....	25
adapter_khz.....	25
transport list .....	26
transport select .....	26
targets .....	26
scan_chain .....	27
md(w)(h)(b).....	27
mw(w)(h)(b) .....	28
init.....	29
reset [run] [halt] [init].....	29
program .....	30
flash banks .....	31
flash list.....	31
flash info .....	32
flash erase_sector.....	32
flash erase_address.....	33
flash write_bank .....	34
flash write_image .....	35
flash fill(w)(h)(b) .....	36
flash read_bank .....	37
flash verify_bank.....	37
flash padded_value.....	38
flash rmw .....	39
add_verify_range .....	39
verify_image .....	40
verify_image_checksum.....	41
load_image .....	41
dump_image.....	42
KitProg3/MiniProg4 Driver Commands .....	42
kitprog3 acquire_config .....	42
kitprog3 <i>acquire_psoc</i> .....	43
kitprog3 power_config .....	43
kitprog3 power_control .....	44
kitprog3 led_control.....	45
kitprog3 get_power.....	45
Flash Driver Commands.....	46
<target family> sflash_restrictions .....	46
<target family> allow_efuse_program.....	47
<target family> reset_halt.....	47
traveo2 ecc_error_reporting .....	48
Other Commands.....	48
source.....	48

find .....	49
set .....	49
sleep.....	49
add_script_search_dir.....	49
<b>8 Global Variables .....</b>	<b>50</b>
ENABLE_ACQUIRE.....	50
ENABLE_POWER_SUPPLY .....	50
ENABLE_CM0, ENABLE_CM4 .....	50
SMIF_BANKS .....	50
<b>9 Error Codes .....</b>	<b>52</b>
<b>10 Usage Examples.....</b>	<b>53</b>
Erase Main Flash Rows 0...10 of PSoC 6 device.....	54
Erase Main Flash Rows 0...10 of Traveo II 1M device .....	54
Display Memory Contents (32 words at address 0x08000000) of PSoC 6 device .....	55
Display Memory Contents (32 words at address 0x08000000) of Traveo II 1M device.....	56
Program PSoC 6 Device with Verification (Intel HEX file).....	57
Program Traveo II 1M Device with Verification (Intel HEX file).....	58
Program EFuse region of PSoC 6 Device .....	59
Program EFuse region of Traveo II Device .....	60
Modify Individual Bytes of PSoC 6 in Main Flash and Display Results.....	61
Modify Individual Bytes of Traveo II 1M in Main Flash and Display Results .....	62
Read Memory of PSoC 6 / Traveo II Device to Binary File.....	63
Start GDB Server and Leave It Running .....	64
<b>11 Documentation and Links.....</b>	<b>65</b>

# 1 Introduction



## Overview

Cypress Programmer (CYP) 2.1 is a flexible, cross-platform, integrated application to allow programming Cypress devices. It can perform Program, Erase, Verify, and Read operations on the flash of the target device. It can target an entire device, a specific region, a sector, and even a byte of a device.

The CYP 2.1 command-line interface (CLI) is based on the Open On-Chip Debugger (OpenOCD) project. OpenOCD is a powerful tool whose interface interacts with the target device via the JTAG/SWD debug ports. OpenOCD allows programming internal and external flash memories of a wide range of target devices, CFI-compatible flashes, and some CPLD/FPGA devices.

OpenOCD was originally developed by Dominic Rath at the University of Applied Sciences in Augsburg. The OpenOCD source code is now available through the GNU General Public License (GPL).

This document covers the Cypress-specific CLI extensions of OpenOCD. For more details about OpenOCD, refer to the official documentation available at <http://openocd.org/documentation/>.

## Acronyms and Abbreviations

- CYP – Cypress Programmer.
- OpenOCD - Open On-Chip Debugger. An open-source tool that allows programming internal and external flash memories of a wide range of target devices.
- CLI – Command-line interface.
- Tcl - Tool Command Language. A high-level, general-purpose, interpreted, dynamic programming language.
- MPN – Marketing Part Number. This number is associated with each specific device and used to order a device or find information about a device from Cypress. Exp. CY8C616FMI-BL603, CY8C616FMI-BL673.
- SWD – Serial Wire Debug interface.
- JTAG – Joint Test Action Group. Specifies the use of a dedicated debug port implementing a serial communication interface for low-overhead access without requiring direct external access to the system address and data buses.
- TAP – JTAG Test Access Port.
- PSoC –Programmable System-on-Chip. A family of microcontroller integrated circuits by Cypress. These chips include a CPU core and mixed-signal arrays of configurable integrated analog and digital peripherals.
- MCU – Microcontroller Unit.
- UDD – Universal Device Database.
- FLD – Flash Loader Database.

- AP – Access Port register of ARM Cortex CPU. Used for programming and debugging, along with the corresponding SWD address bit selections.
- DP – Debug Port register of ARM Cortex CPU. Used for programming and debugging, along with the corresponding SWD address bit selections.
- Region – A logical area within the target device the programmer operates on.
- KP3 – KitProg3 device.
- MP4 – MiniProg4 device.

## Supported OS

- Windows 7 SP1 (x86 / x64)
- Windows 8.1 (x86 / x64)
- Windows 10 (x86 / x64)
- Linux
- MacOS X

## Supported MCU Devices

- PSoC 6
- Traveo-II
- STM32xxx

## Supported Hardware (Probes)

- SEGGER J-Link
- Cypress KitProg3
- Cypress MiniProg4

## Installation

The CYP 2.1 OpenOCD CLI software is installed as part of the ModusToolbox software installation. Refer to the [ModusToolbox Installation Guide](#) for more details.

For Auto BU follow installation instructions in Section 2.

**Note** Cypress Programmer 2.1 GUI will be installed separately from ModusToolbox. Refer to the *Cypress Programmer 2.1 GUI User Guide* for more details.

## Document Convention

This guide uses the following conventions:

Convention	Usage
Courier New	Displays file locations and source code: C:\...cd\icc\, user entered text
<i>Italics</i>	Displays file names and reference documentation: <i>sourcefile.hex</i>
[bracketed, bold]	Displays keyboard commands in procedures: [Enter] or [Ctrl] [C]
File > New Project	Represents menu paths: <b>File &gt; New Project &gt; Clone</b>
<b>Bold</b>	Displays commands, menu paths and selections, and icon names in procedures: Click the <b>Debugger</b> icon, and then click <b>Next</b> .
Text in gray boxes	Displays cautions or functionality unique to the device software.

## Revision History

Document Title: Cypress Programmer 2.1 OpenOCD CLI User Guide		
Document Number: 002-26234		
Revision	Date	Description of Change
**	1/17/19	New document.
*A	01/24/19	Updated installation procedures for Windows and Linux sections.



## 2 Cypress Programmer Installation



### Windows Package Contents

The CYP 2.1 package for Windows contains:

- *openocd.exe* – The CLI application to program PSoC devices based on the Open On-Chip Debugger.
- The drivers for the Cypress KitProg3/MiniProg4 hardware programmer.


### System Prerequisites

- Windows 7 x86/x64 or later.

### Installation Procedure on Windows 7,8,10 (x86 / x64)

1. Run the Windows installer for CYP 2.1.
2. Follow the instructions of the installation wizard:







## J-Link configuration

In order to use J-Link with Cypress Programmer 2.1, you need to replace the J-Link driver with the libusbK driver:

1. Download Zadig tool from <https://zadig.akeo.ie/>
2. Run zadig-2.4 executable.
3. Select "Options > List all devices".
4. Select J-Link in the drop-down menu.
5. Select "libusbK (v3.0.7.0)" driver.
6. Click Replace Driver.



## Installation Procedure on Ubuntu Linux (x64)

1. Open a Terminal window.
2. Unpack the Cypress Programmer 2.1 installation archive. Run the following command:

```
tar -xvzf openocd_2.1.0.xxx.zip
```

3. The script *install\_rules.sh* copies *60-openocd.rules* and *66-wiced-JTAG.rules* files to */etc/udev/rules.d*. It allows a non-superuser to have access to the connected devices.

Install the rules for the connected programming hardware MiniProg4/KitProg3 from the following directory:

```
openocd-2.1/udev_rules/
```

4. Run the following command:

```
./install_rules.sh
```

5. Under Ubuntu 18.xx OS, install additional "libusb-0.1-4" package in order for Cypress Programmer 2.1 to work correctly. Run the following command:

```
sudo apt-get install libusb-0.1-4
```

6. Run the following command to change directory

```
cd openocd-2.1/bin
```

7. Launch Cypress Programmer 2.1. Run the following command:

```
./openocd --help
```

## Installation Procedure on Mac OS

1. Download the Cypress Programmer 2.1 installation archive package and extract it to a writable location (e.g. your home folder).
2. Run the Terminal window.
3. Change the directory:

```
cd openocd-2.1/bin
```

4. Launch Cypress Programmer 2.1. Run:

```
./openocd -help
```

## 3 Getting Started



### Connect Device

Connect the host computer to a Probe or Kit device – e.g. KitProg3 Kit with the PSoC 6 target device, used in the examples below.

Make sure the target MCU device is attached to your probe.

### List Connected Targets

The example below displays target names available in the PSoC 6 device connected to the KitProg3 hardware programmer. The programmer communicates with the PSoC 6 device over the SWD hardware interface.

#### Under Windows OS:

Open the command-line window. Invoke “cd C:\Program Files (x86)\Cypress\Cypress Programmer Command Line 2.1\bin” to change the directory to the CYP 2.1 installation folder.

Execute the command:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "targets; shutdown"
```

```
C:\Program Files (x86)\Cypress\Cypress Programmer Command Line 2.1\bin>openocd -s ../scripts -c
"source [find interface/kitprog3.cfg]; transport select swd;
source [find target/psoc6.cfg]; targets; shutdown"
Open On-Chip Debugger 0.10.0+dev-2.1.0.47 (2018-12-04-04:07)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1500 kHz
Warn : Transport "swd" was already selected
adapter speed: 1000 kHz
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 100
   TargetName      Type      Endian TapName      State
-----
0* psoc6.cpu.cm0   cortex_m   little psoc6.cpu   unknown
1  psoc6.cpu.cm4   cortex_m   little psoc6.cpu   unknown
shutdown command invoked
C:\Program Files (x86)\Cypress\Cypress Programmer Command Line 2.1\bin>
```

The command output displays the list of target names (JTAG TAPs) attached to the programming device.

#### Under Linux OS:

Open the terminal window.

Go to the directory where CYP 2.1 is installed (e.g. ~/cyprogrammer\_2.1/bin).

Execute the command:

```
./openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "targets;  
shutdown"
```

The command output displays the list of target names (JTAG TAPs) attached to the programming device.

## Under macOS X:

Open the terminal window.

Go to the directory where CYP 2.1 is installed (e.g. ~/openocd-2.1/bin).

Execute the command:

```
./openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "targets;  
shutdown"
```

The command output displays the list of target names (JTAG TAPs) attached to the programming device.

## Program PSoC 6 Target Device

The next example initializes the KitProg3 probe with the PSoC 6 target device, programs flash with the *firmware.hex* file, verifies programmed data, and finally shuts down the OpenOCD programmer.

Execute the command:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "program  
d:/firmware.hex verify exit"
```

```
C:\Program Files (x86)\Cypress\Cypress Programmer Command Line 2.1\bin>openocd -s ../scripts
-c "source lfind interface/kitprog3.cfg; transport select swd; source lfind target/psoc6.cfg;
program d:/firmware.hex verify exit"
Open On-Chip Debugger 0.10.0+dev-2.1.0.47 (2018-12-04-04:07)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1500 kHz
Warn : Transport "swd" was already selected
adapter speed: 1000 kHz
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 100
Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 2.0.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/IMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : UTarget = 2.501 U
Info : kitprog3: acquiring PSoC device...
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals
rst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x00001f2c msp: 0x080477a8
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
** Programming Started **
auto erase enabled
Info : MainFlash size overridden: 1024 kB
Info : Padding image section 0 at 0x100017a4 with 92 bytes (bank write end alignment)
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
wrote 6144 bytes from file d:/firmware.hex in 0.424317s (14.140 KiB/s)
** Programming Finished **
** Verify Started **
verified 6052 bytes in 0.046813s (126.250 KiB/s)
** Verified OK **
shutdown command invoked
```

## Program Traveo II Target Device

The next example initializes the J-Link probe with the Traveo II 1M target device, programs flash with *firmware.hex* file, verifies programmed data, and finally shuts down the OpenOCD programmer.

Execute the command:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "program d:/firmware.hex verify exit"
```

```

Microsoft Windows [Version 6.1.7601]
Copyright (c) 2009 Microsoft Corporation. All rights reserved.

C:\Program Files (x86)\Cypress\Cypress Programmer Command Line 2.1\bin>openocd -s ../scripts -c "source [find interface/jlink.cfg]; transport select swd; source [find target/traveo2_1m_0A.cfg]; program d:/firmware.hex verify exit"
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
    http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1000 kHz
** Test Mode acquire not supported by selected adapter
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 100
Info : J-Link V9 compiled Sep 26 2018 11:49:43
Info : Hardware version: 9.30
Info : VTarget = 4.864 V
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : traveo2.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : traveo2.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRCIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
** Programming Started **
auto erase enabled
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
Info : Padding image section 0 at 0x100017a4 with 92 bytes (bank write end alignment)
Warn : Adding extra erase range, 0x00001800 to 0x00007fff
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
wrote 6144 bytes from file d:/firmware.hex in 0.737073s (8.140 KiB/s)
** Programming Finished **
** Verify Started **
verified 6052 bytes in 0.081008s (72.958 KiB/s)
** Verified OK **
shutdown command invoked
  
```

**Note** See [Supported Target Configurations](#) for the list of available target configurations.

## Program Device Using Configuration File Only

The whole configuration is stored in a single *sample.cfg* configuration file. For example, the following configuration file describes the PSoC 6 device connected using the KitProg3 debug probe. This file initializes the target device, programs flash with the *firmware.hex* file, verifies programmed data, and finally shuts down the OpenOCD programmer.

```

source [find interface/kitprog3.cfg]
transport select swd
source [find target/psoc6.cfg]
program d:/firmware.hex verify exit
  
```

Execute the command:

```
openocd -s ../scripts -f path/to/sample.cfg
```



## Program Device Using Configuration File and Command Line

A significant part of the configuration file specifies the debug adapter, transport type, target chip, SWD frequency, reset type, etc. This part of the file reflects the hardware configuration and thus stays unchanged between sessions. In some cases, a combined method of passing the Tcl commands is more convenient:

The example *sample.cfg* file contents:

```
source [find interface/kitprog3.cfg]
transport select swd
source [find target/psoc6.cfg]
```

Execute the command:

```
openocd -s ../scripts -f path/to/sample.cfg -c "program d:/firmware.hex verify
exit"
```

## 4 Supported Target Configurations



To connect Cypress Programmer 2.1 to a target device, pass one of the following configuration files as the argument for the `--file` command-line option. E.g. `-f target/psoc6.cfg`. The following configuration files are located in the `target/` directory of the OpenOCD tree.

#	Target Config	Description
1	psoc6.cfg	PSoC6 1M target configuration
2	psoc6_2m.cfg	PSoC6 2M target configuration.
3	traveo2_00.cfg	Traveo2 ** target configuration.
4	traveo2_1m_0A.cfg	Traveo2 *A target configuration.
5	traveo2_2m.cfg	Traveo2 2M target configuration.
6	traveo2_8m.cfg	Traveo2 8M target configuration.

## 5 Command-Line Options



OpenOCD is a command-line tool but it has only several command-line options. Several options can be combined in a single command-line.

The most important options and commands:

Option	Description
<a href="#">--file (-f)</a>	Specifies the configuration file to use.
<a href="#">--search (-s)</a>	Specifies the directory to search for configuration files.
<a href="#">--command (-c)</a>	Executes an OpenOCD command. See Section <a href="#">OpenOCD Commands Overview</a> for details.
<a href="#">--debug (-d)</a>	Specifies the debug level.
<a href="#">--log_output (-l)</a>	Redirects the log output to the file.
<a href="#">--help (-h)</a>	Displays the help message.
<a href="#">--version (-v)</a>	Displays the OpenOCD version.

### --file (-f)

Specifies the configuration file to use. Multiple configuration files can be specified from a command line. They are interpreted in the order they are specified in the command line.

```
openocd -f <filename.cfg>
openocd -f interface/ADAPTER.cfg -f target/TARGET.cfg
```

Example:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select jtag" -f
target/psoc6.cfg
```

Output similar to the following should display:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
jtag
adapter speed: 1000 kHz
** Test Mode acquire not supported by selected adapter
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 200
Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
Info : J-Link V9 compiled Sep 26 2018 11:49:43
Info : Hardware version: 9.30
Info : VTarget = 3.295 V
Info : clock speed 1000 kHz
Info : JTAG tap: psoc6.cpu tap/device found: 0x6ba00477 (mfg: 0x23b <ARM Ltd.>, part: 0xba00, ver: 0x6)
Info : JTAG tap: psoc6.bs tap/device found: 0x2e200069 (mfg: 0x034 <Cypress>, part: 0xe200, ver: 0x2)
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
```

The "tap/service found" message should display with no warnings. That means the JTAG communication is working.

## --search (-s)

Specifies the directory to search for configuration files. Multiple -s options can be specified. Configuration files and scripts are searched for in the following paths:

- the current directory
- any search directory specified on the command line using the -s option
- any search directory specified using the **add\_script\_search\_dir** command
- \$HOME/.openocd (not on Windows)
- a directory in the OPENOCD\_SCRIPTS environment variable (if set)
- the site wide-script library \$pkgdatadir/site
- the OpenOCD-supplied script library \$pkgdatadir/scripts.

The first found file with a matching file name is used.

```
openocd -s <directory>
```

Example:

```
openocd -s ../scripts -f interface/jlink.cfg -f target/psoc6.cfg
```

In this example, the -s option specifies the relative path to the directory where the interface and target configurations are located.

## --command (-c)

Executes the Tcl command(s). Multiple commands can be executed by either specifying the multiple -c options or passing several commands to the single -c options. In the latter case, separate the commands with a semicolon.

```
openocd -c <command>
openocd -c <"command1; command2; ...">
```

Example:

```
openocd -s ../scripts -f interface/jlink.cfg -f target/psoc6.cfg -c "targets;  
shutdown"
```

## **--debug (-d)**

Specifies the debug level. This affects the kind of messages sent to the server log. Level 0 is error messages only; Level 1 adds warnings; Level 2 adds informational messages; and Level 3 adds debugging messages. The debug level is 2 by default.

```
openocd -d<n>
```

Example:

```
openocd -d1
```

## **--log\_output (-l)**

Redirects the log output to the file <logfile.txt>.

```
openocd -l <logfile.txt>
```

Example:

```
openocd -s ../scripts -f interface/jlink.cfg -f target/psoc6.cfg -l d:/log.txt -c  
"targets; shutdown"
```

## **--help (-h)**

Displays the help message.

```
openocd -h
```

## **--version (-v)**

Displays the OpenOCD version.

```
openocd -v
```

## 6 OpenOCD Commands Overview



The available OpenOCD Tcl commands are listed in the following table. You can combine several commands in a single command-line or pass them via the configuration file.

The command can be invoked with “-c *command*” command line option.

Command	Description
<a href="#">version</a>	Displays a string identifying the version of the OpenOCD.
<a href="#">help</a>	With no parameters, prints the help text for all commands.
<a href="#">shutdown</a>	Closes the OpenOCD server, disconnecting all clients.
<a href="#">log_output</a>	Redirects logging to the filename; the initial log output channel is <i>stderr</i> .
<a href="#">debug_level</a>	Displays the debug level.
<a href="#">reset_config</a>	Displays or modifies the reset configuration of your combination of the board and target.
<a href="#">adapter_khz</a>	Sets the non-zero speed in KHZ for the debug adapter.
<a href="#">transport_list</a>	Displays the names of the transports supported by this version of OpenOCD.
<a href="#">transport_select</a>	Selects which of the supported transports to use in this OpenOCD session.
<a href="#">targets</a>	Displays a table of all known targets or sets the current target to a given target with a given name.
<a href="#">scan_chain</a>	Displays the TAPs in the scan chain configuration, and their status.
<a href="#">md(w)(h)(b)</a>	Displays the contents of the address as 32-bit words (mdw), 16-bit half-words (mdh), or 8-bit bytes (mdb).
<a href="#">mw(w)(h)(b)</a>	Writes the specified word (32 bits), half-word (16 bits), or byte (8-bit) value, at the specified address.
<a href="#">init</a>	Terminates the configuration stage and enters the run stage.
<a href="#">reset [run] [halt] [init]</a>	Performs as hard a reset as possible, using SRST if possible.
<a href="#">program</a>	Programs a given programming file in the HEX, SREC, BIN or ELF formats into flash.
<a href="#">flash_banks</a>	Prints a one-line summary of each flash bank of the target device.
<a href="#">flash_list</a>	Retrieves a list of associative arrays for each device that was declared using a flash bank numbered from zero.
<a href="#">flash_info</a>	Prints info about the flash bank, a list of protection blocks and their status.
<a href="#">flash_erase_sector</a>	Erases sectors in a given bank.
<a href="#">flash_erase_address</a>	Erases sectors starting at a given address.
<a href="#">flash_write_bank</a>	Writes the binary file to a given flash bank.
<a href="#">flash_write_image</a>	Writes the image file to the current target's flash bank(s).
<a href="#">flash_fill(w)(h)(b)</a>	Fills flash memory with the specified word (32 bits), half-word (16 bits), or byte.

Command	Description
<a href="#">flash read bank</a>	Reads bytes from the flash bank and writes the contents to the binary file.
<a href="#">flash verify bank</a>	Compares the contents of the binary file with the contents of the flash.
<a href="#">flash padded value</a>	Sets the default value used for padding-any-image sections.
<a href="#">flash rmw</a>	Can be used to modify flash individual bytes.
<a href="#">add verify range</a>	Allows specifying memory regions to be compared during <i>verify</i> operation.
<a href="#">verify image</a>	Verifies a file against the target memory starting at a given address.
<a href="#">verify image checksum</a>	Verifies a file against the target memory starting at a given address.
<a href="#">load image</a>	Loads an image from a file to the target memory offset from its load address.
<a href="#">dump image</a>	Dumps bytes of the target memory to the binary file.
<a href="#">kitprog3 acquire config</a>	Controls device acquisition parameters and optionally enables acquisition during the early initialization phase.
<a href="#">kitprog3 acquire psoc</a>	Performs device acquisition.
<a href="#">kitprog3 power config</a>	Controls the KP3/MP4 internal power supply parameters and optionally enables power.
<a href="#">kitprog3 power control</a>	Turns on or off the KP3/MP4 internal power supply.
<a href="#">kitprog3 led control</a>	Controls the KP3/MP4 LEDs.
<a href="#">kitprog3 get power</a>	Reports the target voltage in millivolts.
<a href="#">&lt;target family&gt; sflash restrictions</a>	Enables or disables writes to SFlash regions other than USER, NAR, TOC2, and KEY.
<a href="#">&lt;target family&gt; allow efuse program</a>	Allows or disallows writes to the EFuse region.
<a href="#">&lt;target family&gt; reset halt</a>	Simulates a broken Vector Catch on PSoC6 devices.
<a href="#">traveo2 ecc error reporting</a>	Enables or Disables the ECC error reporting during flash <i>read</i> operations (applicable for Traveo-II only).
<a href="#">source</a>	Reads a file and executes it as a Tcl script.
<a href="#">find</a>	Finds and returns the full path to a file with the Tcl script.
<a href="#">set</a>	Creates a Tcl variable.
<a href="#">add script search dir</a>	Adds a directory to the file/script search path.
<a href="#">sleep</a>	Waits for a given amount of milliseconds before resuming.

# 7 OpenOCD Commands Description



This section includes all relevant OpenOCD commands along with their descriptions and usage examples.

All examples described in this section can be executed against different target devices (e.g. PSoC 6, Traveo II 1M and Traveo II 8M). See [Supported Target Configurations](#) for the detailed list of available target devices and corresponding OpenOCD configuration files.

## General OpenOCD Commands

### version

Displays a string identifying the version of the OpenOCD.

Example:

```
openocd -c "version; shutdown"
```

### help

With no parameters, prints help text for all commands. Otherwise, prints each help-text-containing string. Not each command provides help text.

```
help [string]
```

Example:

```
openocd -c "help; shutdown"
```

### shutdown

Closes the OpenOCD server, disconnecting all clients (GDB, telnet, other). If option `error` is used, OpenOCD will return non-zero exit code to the parent process.

```
shutdown [error]
```

Example:

```
openocd -c "shutdown error"
```

### log\_output

Redirects logging to the filename; the initial log output channel is stderr.

```
log_output [filename]
```



**Example:**

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "log_output
d:/log.txt; targets; shutdown"
```

**debug\_level**

Displays the debug level. If *n* (from 0..3) is provided, then set it to that level. This affects the kind of messages sent to the server log. Level 0 is error messages only; Level 1 adds warnings; Level 2 adds informational messages; and Level 3 adds debugging messages. The default is Level 2, but that can be overridden on the command line along with the location of that log file (which is normally the server's standard output).

```
debug_level [n]
```

**Example:**

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "debug_level
1; targets; shutdown"
```

**reset\_config**

Displays or modifies the reset configuration of your combination of the board and target.

```
reset_config <mode_flag> ...
```

The *mode\_flag* options can be specified in any order, but only one of each type – *signals*, *combination*, *gates*, *trst\_type*, *srst\_type* and *connect\_type* – may be specified at a time. If you don't provide a new value for a given type, its previous value (perhaps the default) remains unchanged. For example, do not say anything about TRST just to declare that if the JTAG adapter should want to drive SRST, it must explicitly be driven high (*srst\_push\_pull*).

*signals* specifies which of the reset signals is/are connected. For example, If the board doesn't connect SRST provided by the JTAG interface properly, OpenOCD cannot use it. The possible values are:

- none (the default)
- trst\_only
- srst\_only
- trst\_and\_srst

For more details, refer to the OpenOCD documentation.

**Example:**

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c
"reset_config trst_and_srst; targets; shutdown"
```

**adapter\_khz**

Sets a non-zero speed in KHZ for the debug adapter. Hence: 3000 is 3 MHz.

```
adapter_khz <max_speed_kHz>
```

JTAG interfaces usually support a limited number of speeds. The speed actually used will not be faster than the speed specified. Chip datasheets generally include a top JTAG clock rate. The actual rate is often a function of a CPU core clock, and is normally smaller than that peak rate. For example, most ARM cores accept at most one sixth of the CPU clock. Speed 0 (khz) selects the RTCK method. If your system uses RTCK, you will not need to change the JTAG clocking after a setup.

Example:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select jtag; adapter_khz 2000; shutdown"
```

## transport list

Displays the names of the transports supported by this version of OpenOCD.

Example:

```
openocd -c "transport list; shutdown"
```

## transport select

Selects which of the supported transports to use in this OpenOCD session.

```
transport select <transport_name>
```

When invoked with *transport\_name*, attempts to select the named transport. The transport must be supported by the debug adapter hardware and by the version of OpenOCD you are using (including the adapter's driver). If no transport has been selected and no *transport\_name* is provided, `transport select` auto-selects the first transport supported by the debug adapter. `transport select` always returns the name of the session's selected transport, if any.

Example:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select jtag"
```

## targets

With no parameter, this command displays a table of all known targets in a user-friendly form. With a parameter, this command sets the current target to a given target with a given *name*; this is only relevant to boards with more than one target.

```
targets [name]
```

Examples:

Displays all available targets of the connected PSoC 6 device:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "targets; shutdown"
```

Displays all available targets of the connected Traveo II 1M device:

```
openocd -s ../scripts -f interface/jlink.cfg -f target/traveo2_1m_0A.cfg -c "targets; shutdown"
```

Selects the CM4 core of the PSoC 6 device as the current target:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "targets psoc6.cpu.cm4; target current"
```

## scan\_chain

Displays the TAPs in the scan chain configuration, and their status. (Do not confuse this with the list displayed by the `targets` command. That only displays TAPs for CPUs configured as debugging targets.)

Example:

Displays TAPs of the Traveo II 1M device.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select jtag; adapter_khz
1000; init; scan_chain; shutdown"
```

```
C:\Program Files (x86)\Cypress\Cypress Programmer Command Line 2.1\bin>openocd -s ../scripts -c "sou
rce [find interface/jlink.cfg]; transport select jtag; adapter_khz 1000; init; scan_chain; shutdown"

Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1000 kHz
Info : J-Link V9 compiled Sep 26 2018 11:49:43
Info : Hardware version: 9.30
Info : VTarget = 4.867 V
Info : clock speed 1000 kHz
Warn : There are no enabled taps.  AUTO PROBING MIGHT NOT WORK!!
Info : JTAG tap: auto0.tap tap/device found: 0x6ba00477 (mfg: 0x23b <ARM Ltd.>, part: 0xba00, ver: 0
x6)
Info : TAP auto1.tap does not have IDCODE
Warn : AUTO auto0.tap - use "jtag newtap auto0 tap -irlen 4 -expected-id 0x6ba00477"
Warn : AUTO auto1.tap - use "jtag newtap auto1 tap -irlen 18 -expected-id 0x00000000"
Warn : gdb services need one or more targets defined
  TapName      Enabled  IdCode      Expected      IrLen  IrCap  IrMask
-----
0 auto0.tap    Y        0x6ba00477  0x00000000    4  0x01  0x03
1 auto1.tap    Y        0x00000000  0x00000000    18 0x01  0x03
shutdown command invoked
```

## md(w)(h)(b)

Displays the contents of address *addr*, as 32-bit words (*mdw*), 16-bit half-words (*mdh*), or 8-bit bytes (*mdb*).

```
mdw [phys] <addr> [count]
mdh [phys] <addr> [count]
mdb [phys] <addr> [count]
```

When the current target has a present and active MMU, *addr* is interpreted as a virtual address. Otherwise, or if the optional *phys* flag is specified, *addr* is interpreted as a physical address. If *count* is specified, displays that many units.

Examples:

Displays two 32-bit words of memory of the PSoC6 device.

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; mdw 0x10000000 2; shutdown"
```

```
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x00001f2c msp: 0x080477a8
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
0x10000000: 08024000 100014b9
shutdown command invoked
```

Displays two 32-bit words of memory of the Traveo II 1M device.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; mdw 0x10000000 2; shutdown"
```

```
Info : traveo2.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : traveo2.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
0x10000000: 08024000 100014b9
shutdown command invoked
```

## mw(w)(h)(b)

Writes the specified *word* (32 bits), *halfword* (16 bits), or *byte* (8-bit) value, at the specified address *addr*.

```
mw  [phys] <addr> <word>
mwh [phys] <addr> <halfword>
mwb [phys] <addr> <byte>
```

When the current target has a present and active MMU, *addr* is interpreted as a virtual address. Otherwise, or if the optional *phys* flag is specified, *addr* is interpreted as a physical address.

Examples:

Write a 32-bit word to the memory of the PSoC6 device.

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; mw 0x8000000 0xABCD1234; mdw 0x8000000; shutdown"
```

```
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x00001f2c msp: 0x080477a8
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
0x08000000: abcd1234
shutdown command invoked
```

Writes a 32-bit word to the memory of the Traveo II 1M device.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; mww 0x8000000 0xABCD1234; mdw
0x8000000; shutdown"
```

```
target halted due to debug-request, current mode: Handler HardFault
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
0x08000000: abcd1234
shutdown command invoked
```

## init

This command terminates the configuration stage and enters the run stage. This helps to have the startup scripts manage tasks such as resetting the target, programming flash, etc. To reset the CPU upon a startup, add "init" and "reset" at the end of the config script or at the end of the OpenOCD command line using the -c command line switch.

If this command does not appear in any startup/configuration file, OpenOCD executes the command for you after processing all configuration files and/or command-line options.

**Note** This command normally occurs at or near the end of your config file to force OpenOCD to initialize and make the targets ready. For example: If your config file needs to read/write memory on your target, initialization must occur before the memory read/write commands.

Example (KitProg3 + PSoC 6 target):

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init;
shutdown"
```

## reset [run] [halt] [init]

Performs as hard a reset as possible, using SRST if possible. All defined targets will be reset, and target events will fire during the reset sequence.

The optional parameter specifies what should happen after a reset. If there is no parameter, a reset run is executed. The other options will not work on all systems. See [reset\\_config](#).

- **run** - Let the target run
- **halt** - Immediately halt the target
- **init** - Immediately halt the target, and execute the reset-init script.

Examples:

Reset and Init the KitProg3 + PSoC 6 target:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; shutdown"
```

Reset and Run the Traveo II 1M target:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset run; shutdown"
```

## program

Programs a given programming file in the HEX, SREC, ELF or BIN formats into the flash of the target device.

```
program <filename> [verify] [reset] [exit] [offset]
```

The only required parameter is *filename*, the others are optional.

- `verify` – Compares the contents of the binary file *filename* with the contents of the flash.
- `reset` – “reset run” is called if this parameter is given (see [reset](#) for details).
- `exit` – OpenOCD is shut down if this parameter is given.
- `offset` – A relocation offset may be specified, then it is added to the base address for each section in the image

Examples:

The next example connects Cypress Programmer 2.1. to the KitProg3 probe with the PSoC 6 target device, programs flash with the *firmware.hex* file, verifies programmed data, and finally shuts down the OpenOCD programmer.

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "program
d:/firmware.hex verify exit"
```

```
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
** Programming Started **
auto erase enabled
Info : MainFlash size overridden: 1024 kB
Info : Padding image section 0 at 0x100017a4 with 92 bytes (bank write end alignment)
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
wrote 6144 bytes from file d:/firmware.hex in 0.409608s (14.648 KiB/s)
** Programming Finished **
** Verify Started **
verified 6052 bytes in 0.046801s (126.283 KiB/s)
** Verified OK **
shutdown command invoked
```

The next example connects Cypress Programmer 2.1. to the J-Link probe with the Traveo II 1M target device, programs flash with the *firmware.hex* file, verifies programmed data, and finally shuts down the OpenOCD programmer.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "program d:/firmware.hex verify exit"
```

```

** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
** Programming Started **
auto erase enabled
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
Info : Padding image section 0 at 0x100017a4 with 92 bytes (bank write end alignment)
Warn : Adding extra erase range, 0x00001800 to 0x00007fff
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
wrote 6144 bytes from file d:/firmware.hex in 0.735616s (8.156 KiB/s)
** Programming Finished **
** Verify Started **
verified 6052 bytes in 0.062401s (94.713 KiB/s)
** Verified OK **
shutdown command invoked

```

## flash banks

Prints a one-line summary of each flash bank of the target device.

Example (KitProg3 + PSoC 6 device):

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; flash banks; shutdown"
```

```

#0 : psoc6_main_cm0 (psoc6) at 0x10000000, size 0x00100000, buswidth 0, chipwidth 0
#1 : psoc6_work_cm0 (psoc6) at 0x14000000, size 0x00000000, buswidth 0, chipwidth 0
#2 : psoc6_super_cm0 (psoc6) at 0x16000000, size 0x00000000, buswidth 0, chipwidth 0
#3 : psoc6_efuse_cm0 (psoc6_efuse) at 0x90700000, size 0x000000400, buswidth 1, chipwidth 1
#4 : psoc6_main_cm4 (virtual) at 0x10000000, size 0x00100000, buswidth 0, chipwidth 0
#5 : psoc6_work_cm4 (virtual) at 0x14000000, size 0x00000000, buswidth 0, chipwidth 0
#6 : psoc6_super_cm4 (virtual) at 0x16000000, size 0x00000000, buswidth 0, chipwidth 0
#7 : psoc6_efuse_cm4 (virtual) at 0x90700000, size 0x000000400, buswidth 1, chipwidth 1
shutdown command invoked

```

Example (J-Link + Traveo II 1M device):

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; flash banks; shutdown"
```

```

#0 : traveo2_main_cm0 (traveo21) at 0x10000000, size 0x00000000, buswidth 0, chipwidth 0
#1 : traveo2_work_cm0 (traveo21) at 0x14000000, size 0x00000000, buswidth 0, chipwidth 0
#2 : traveo2_super_cm0 (traveo21) at 0x17000000, size 0x00000000, buswidth 0, chipwidth 0
#3 : traveo2_efuse_cm0 (traveo21_efuse) at 0x90700000, size 0x000000400, buswidth 1, chipwidth 1
#4 : traveo2_main_cm4 (virtual) at 0x10000000, size 0x00000000, buswidth 0, chipwidth 0
#5 : traveo2_work_cm4 (virtual) at 0x14000000, size 0x00000000, buswidth 0, chipwidth 0
#6 : traveo2_super_cm4 (virtual) at 0x17000000, size 0x00000000, buswidth 0, chipwidth 0
#7 : traveo2_efuse_cm4 (virtual) at 0x90700000, size 0x000000400, buswidth 1, chipwidth 1
shutdown command invoked

```

## flash list

Retrieves a list of associative arrays for each device that was declared using a flash bank numbered from zero.

Example (KitProg3 + PSoC 6 device):

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash list"
```

```

adapter_nsrst_delay: 200
{name psoc6 base 268435456 size 1048576 bus_width 0 chip_width 0} {name psoc6 base 335544320 size 0 bus_
width 0 chip_width 0} {name psoc6 base 369098752 size 0 bus_width 0 chip_width 0} {name psoc6_efuse base
2423259136 size 1024 bus_width 1 chip_width 1} {name virtual base 268435456 size 1048576 bus_width 0 ch
ip_width 0} {name virtual base 335544320 size 0 bus_width 0 chip_width 0} {name virtual base 369098752 s
ize 0 bus_width 0 chip_width 0} {name virtual base 2423259136 size 1024 bus_width 1 chip_width 1}
Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
Info : CMSIS-DAP v2.10.0 - Supported

```

## flash info

```
flash info <num> [sectors]
```

Prints info about the flash bank *num*, a list of protection blocks and their status. Uses sectors to show a list of sectors instead. The *num* parameter is a value shown by flash banks. This command will first query the hardware, it does not print cached and possibly stale information.

### Examples:

Prints information about flash bank 0 of the KitProg3 + PSoC 6 device:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash info 0; shutdown"
```

```
#2042: 0x000ff400 <0x200 0kB> not protected
#2043: 0x000ff600 <0x200 0kB> not protected
#2044: 0x000ff800 <0x200 0kB> not protected
#2045: 0x000ffa00 <0x200 0kB> not protected
#2046: 0x000ffc00 <0x200 0kB> not protected
#2047: 0x000ffe00 <0x200 0kB> not protected
Silicon ID: 0xE2062200
Protection: NORMAL
```

Prints information about flash bank 0 of the Traveo II 1M device:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; flash info 0; shutdown"
```

```
# 40: 0x00104000 <0x2000 8kB> not protected
# 41: 0x00106000 <0x2000 8kB> not protected
# 42: 0x00108000 <0x2000 8kB> not protected
# 43: 0x0010a000 <0x2000 8kB> not protected
# 44: 0x0010c000 <0x2000 8kB> not protected
# 45: 0x0010e000 <0x2000 8kB> not protected
Silicon ID: 0xE3002101
Protection: VIRGIN
```

## flash erase\_sector

Erase sectors in the bank *num*, starting at Sector *first* up to and including Sector *last*.

```
flash erase_sector <num> <first> <last>
```

The sector numbering starts at 0. Providing the *last* sector of *last* specifies "to the end of the flash bank". The *num* parameter is a value shown by flash banks.

### Examples:

Erases all sectors in flash bank 0 of the KitProg3 + PSoC 6 device:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash erase_sector 0 0 last; shutdown"
```



```

** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
[100%] [#####] [ Erasing      ]
erased sectors 0 through 2047 on flash bank 0 in 0.214128s
shutdown command invoked

```

Erases all sectors in flash bank 0 of the Traveo II 1M device:

```

openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; flash erase_sector 0 0 last;
shutdown"

```

```

** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: UIRGIN
** traveo2.cpu.cm0: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x000002b8 msp: 0x0801f7f8
Info : Vector Table address invalid (0x00000000), reset_halt skipped
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
[100%] [#####] [ Erasing      ]
erased sectors 0 through 45 on flash bank 0 in 19.465673s
shutdown command invoked

```

## flash erase\_address

Erases sectors starting at *address* for the *length* bytes.

```

flash erase_address [pad] [unlock] <address> <length>

```

Unless *pad* is specified, *address* must begin a flash sector, and *address* + *length* - 1 must end a sector. Specifying *pad* erases extra data at the beginning and/or end of the specified region, as needed to erase only full sectors. The flash bank to use is inferred from the *address*, and the specified *length* must stay within that bank. As a special case, when *length* is zero and *address* is the start of the bank, the whole flash is erased. If *unlock* is specified, then the flash is unprotected before *erase* starts.

Examples:

Erases the 2-KB block starting at address 0x10000000 of the KitProg3 + PSoC 6 device:

```

openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash erase_address 0x10000000 2048; shutdown"

```

```

** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
[100%] [#####] [ Erasing      ]
erased address 0x10000000 (length 2048) in 0.114069s (17.533 KiB/s)
shutdown command invoked

```

Erases the 32-KB block starting at address 0x10000000 of the Traveo II 1M device:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; flash erase_address 0x10000000 2048;
shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
** traveo2.cpu.cm0: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x000002b8 msp: 0x0801f7f8
Info : Vector Table address invalid (0x00000000), reset_halt skipped
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
[100%] [#####] [ Erasing ]
erased address 0x10000000 (length 32768) in 0.547328s (58.466 KiB/s)
shutdown command invoked
```

## flash write\_bank

Writes the binary *filename* to flash bank *num*, starting at *offset* bytes from the beginning of the bank.

```
flash write_bank <num> <filename> <offset>
```

The *num* parameter is a value shown by flash banks.

Examples:

Writes the binary file *firmware.bin* to flash bank 0 of the KitProg3 + PSoC 6 device starting at offset 0:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash write_bank 0 d:/firmware.bin 0x0; shutdown"
```

```
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
[100%] [#####] [ Programming ]
wrote 32768 bytes from file d:/firmware.bin to flash bank 0 at offset 0x00000000 in 0.551331s (58.041 KiB/s)
shutdown command invoked
```

Writes the binary file *firmware.bin* to flash bank 0 of the Traveo II 1M device starting at offset 0:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; flash write_bank 0 d:/firmware.bin
0x0; shutdown"
```

```

** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
** traveo2.cpu.cm0: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x000002b8 msp: 0x0801f7f8
Info : Vector Table address invalid (0x00000000), reset_halt skipped
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
[100%] [#####] [ Programming ]
wrote 32768 bytes from file d:/firmware.bin to flash bank 0 at offset 0x00000000 in 0.827496s <38.671 KiB/s>
shutdown command invoked

```

## flash write\_image

Writes the image *filename* to the current target's flash bank(s).

```
flash write_image [erase] [unlock] <filename> [offset] [type]
```

Only loadable sections from the image are written. A relocation *offset* may be specified, then it is added to the base address for each section in the image. The file *[type]* can be specified explicitly as *bin* (binary), *ihex* (Intel hex), *elf* (ELF file), *s19* (Motorola s19). The relevant flash sectors will be erased prior to programming if the *erase* parameter is given. If *unlock* is provided, then the flash banks are unlocked before *erase* and *program*. The flash bank to use is inferred from the address of each image section.

**Warning** Be careful using the *erase* flag when the flash is holding data you want to preserve. Portions of the flash outside those described in the image's sections might be erased with no notice.

- When a section of the image being written does not fill out all the sectors it uses, the unwritten parts of those sectors are necessarily also erased, because sectors cannot be partially erased.
- Data stored in sector "holes" between image sections are also affected. For example, "flash write\_image erase ..." of an image with one byte at the beginning of a flash bank and one byte at the end erases the entire bank – not just the two sectors being written.

Also, when flash protection is important, you must re-apply it after it has been removed by the *unlock* flag.

Examples:

Writes the ELF image *firmware.elf* to the KitProg3 + PSoC 6 device:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash write_image erase d:/firmware.elf; shutdown"
```

```

** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
auto erase enabled
Info : MainFlash size overridden: 1024 kB
Info : Padding image section 1 at 0x10091adc with 292 bytes (bank write end alignment)
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
wrote 72704 bytes from file d:/firmware.elf in 3.178906s <22.335 KiB/s>
shutdown command invoked

```

Writes the ELF image *firmware.elf* to the Traveo II 1M device:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; flash write_image erase
d:/firmware.elf; shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x81000003 pc: 0x00000048 msp: 0xab503ca0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
auto erase enabled
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
Info : Padding image section 1 at 0x10091adc with 292 bytes (bank write end alignment)
Warn : Adding extra erase range, 0x00091c00 to 0x00097fff
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
wrote 72704 bytes from file d:/firmware.elf in 3.230937s (21.975 KiB/s)
shutdown command invoked
```

## flash fill(w)(h)(b)

Fills flash memory with the specified word (32 bits), half-word (16 bits), or byte (8-bit) pattern, starting at *address* and continuing for *length* units (word/half-word/byte).

```
flash fillw <address> <word> <length>
flash fillh <address> <halfword> <length>
flash fillb <address> <byte> <length>
```

No *erase* is done before writing; when needed, that must be done before issuing this command. Writes are done in blocks of up to 1024 bytes, and each *write* is verified by reading back the data and comparing it to what was written. The flash bank to use is inferred from the address of each block, and the specified length must stay within that bank.

Examples:

Fills the 32-KB block of the PSoC 6 device memory starting at address 0x10000000 with the pattern 0x5A:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash fillw 0x10000000 0x5A5A5A5A 0x2000; shutdown"
```

```
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
[100%] [#####] [ Programming ]
wrote 32768 bytes to 0x10000000 in 0.996597s (32.109 KiB/s)
shutdown command invoked
```

Fills the 32-KB block of the Traveo II 1M device memory starting at address 0x10000000 with the pattern 0x5A:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; flash fillw 0x10000000 0x5A5A5A5A
0x2000; shutdown"
```

```

** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
** traveo2.cpu.cm0: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x000002b8 msp: 0x0801f7f8
Info : Vector Table address invalid (0x00000000), reset_halt skipped
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
[100%] [#####] [ Programming ]
wrote 32768 bytes to 0x10000000 in 1.453872s <22.010 KiB/s>
shutdown command invoked

```

## flash read\_bank

Reads the *length* bytes from the flash bank *num* starting at *offset* and writes the contents to the binary *filename*. The *num* parameter is a value shown by flash banks.

```
flash read_bank <num> <filename> <offset> <length>
```

### Examples:

Reads the 32-KB block of bank #0 from the PSoC 6 device memory and writes it to the binary file:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash read_bank 0 d:/read_bank_0.bin 0x0 0x8000; shutdown"
```

```

** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
wrote 32768 bytes to file d:/read_bank_0.bin from flash bank 0 at offset 0x00000000 in 0.437262s <73.183
KiB/s>
shutdown command invoked

```

Reads the 32-KB block of bank #0 from the Traveo II 1M device memory and writes it to the binary file:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; flash read_bank 0 d:/read_bank_0.bin
0x0 0x8000; shutdown"
```

```

** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x01000003 pc: 0x00000048 msp: 0x5a5a5a38
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
wrote 32768 bytes to file d:/read_bank_0.bin from flash bank 0 at offset 0x00000000 in 0.650390s <49.201
KiB/s>
shutdown command invoked

```

## flash verify\_bank

Compares the contents of the binary file *filename* with the contents of the flash *num* starting at *offset*. Fails if the contents do not match. The *num* parameter is a value shown by flash banks.

```
flash verify_bank <num> <filename> <offset>
```

## Examples:

Verifies the content of bank #0 of the PSoC 6 device:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash verify_bank 0 d:/firmware.bin 0x0; shutdown"
```

```
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
read 32768 bytes from file d:/firmware.bin and flash bank 0 at offset 0x00000000 in 0.427213s <74.904 KiB/s>
contents match
shutdown command invoked
```

Verifies the content of bank #0 of the Traveo II 1M device:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; flash verify_bank 0 d:/firmware.bin
0x0; shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x81000003 pc: 0x00000048 msp: 0xab503ca0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x00000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
read 32768 bytes from file d:/firmware.bin and flash bank 0 at offset 0x00000000 in 0.649324s <49.282 KiB/s>
contents match
shutdown command invoked
```

## flash padded\_value

Sets the default value used for padding-any-image sections.

```
flash padded_value <num> <value>
```

This should normally match the flash bank erased value. If not specified by this command or the flash driver, then it defaults to 0xff.

## Example:

Sets a padded value to 0xFF for bank #0 of the PSoC 6 device.

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash padded_value 0 0xFF; shutdown"
```

```
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
Default padded value set to 0xff for flash bank 0
shutdown command invoked
```

## flash rmw

The command is intended to modify flash individual bytes.

```
flash rmw <address> <data>
```

The command can be used to program data to an arbitrary flash address preserving all data that belongs to the same flash sector.

- address – The start address for the programming.
- data – The hexadecimal string with data to be programmed. The format of the string is shown in the following example:

**Note** `flash rmw` is a custom command implemented in OpenOCD to extend its functionality.

Examples:

Modifies 8 bytes of the PSoC 6 device flash at address 0x10001234.

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; flash rmw 0x10001234 DEADBEEFBAADC0DE; shutdown"
```

```
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
modified 8 byte(s) in 512 byte region at 0x10001200 in 0.071042s (7.038 KiB/s)
shutdown command invoked
```

Modifies 8 bytes of the Traveo II 1M device flash at address 0x10001234.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; flash rmw 0x10001234
DEADBEEFBAADC0DE; shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x81000003 pc: 0x00000048 msp: 0xab503ca0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
modified 8 byte(s) in 32768 byte region at 0x10000000 in 2.008204s (15.935 KiB/s)
shutdown command invoked
```

## add\_verify\_range

The command allows specifying memory regions to be compared during *verify* operation.

```
add_verify_range <target> <address> <size>
```

By default, when no regions are defined, all the regions present in the firmware image file are compared with corresponding target memory. This breaks the verification process for some non-memory-mapped regions such as EFuses. When the target has at least one *verify* region specified, only data that belongs to that *verify* region is verified.

- **target** – The target device to assign *verify* regions.
- **address** – The start address of the region.
- **size** – The size of the region, in bytes.

**Note** The `add_verify_range` command is a custom command implemented in OpenOCD to extend its functionality.

## verify\_image

Verifies *filename* against target memory starting at *address*. The file format may optionally be specified (bin, ihex, or elf) This will first attempt a comparison using a CRC checksum, if that fails, it will try a binary compare.

```
verify_image <filename> <address> [bin|ihex|elf]
```

Examples:

Verifies a *firmware.elf* image against the target memory the PSoC 6 device.

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; verify_image d:/firmware.elf 0x0; shutdown"
```

```
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
verified 72412 bytes in 0.275165s <256.991 KiB/s>
shutdown command invoked
```

Verifies a *firmware.elf* image against the target memory of the Traveo II 1M device.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; verify_image d:/firmware.elf 0x0;
shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: UIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x81000003 pc: 0x00000048 msp: 0xab503ca0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
verified 72412 bytes in 0.476285s <148.472 KiB/s>
shutdown command invoked
```



## verify\_image\_checksum

Verifies *filename* against the target memory starting at *address*. The file format may optionally be specified (bin, ihex, or elf). This perform a comparison using a CRC checksum only.

```
verify_image_checksum <filename> <address> [bin|ihex|elf]
```

Example:

Verifies a *firmware.elf* image against the target memory of the Traveo II 1M device using the CRC check only.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; verify_image_checksum
d:/firmware.elf 0x0; shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x81000003 pc: 0x00000048 msp: 0xab503ca0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
verified 72412 bytes in 0.480288s (147.234 KiB/s)
shutdown command invoked
```

## load\_image

Loads an image from file *filename* to the target memory offset by *address* from its load address. The file format may optionally be specified (bin, ihex, elf, or s19). Also, the following arguments may be specified: *min\_addr* - ignore data below *min\_addr* (this is w.r.t. to the target's load address + *address*) *max\_length* - maximum number of bytes to load.

```
load_image filename address [[bin|ihex|elf|s19] min_addr max_length]
```

Examples:

Loads binary file *firmware.bin* to the RAM of the PSoC 6 device.

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; load_image d:/firmware.bin 0x8000000; shutdown"
```

Loads binary file *firmware.bin* to the RAM of the Traveo II 1M device.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; load_image d:/firmware.bin
0x8000000; shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x81000003 pc: 0x00000048 msp: 0xab503ca0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
32768 bytes written at address 0x08000000
downloaded 32768 bytes in 0.640384s (49.970 KiB/s)
shutdown command invoked
```

## dump\_image

Dumps *size* bytes of the target memory starting at *address* to the binary file named *filename*.

```
dump_image <filename> <address> size
```

Examples:

Dumps 8KB of the PSoC 6 device memory to file *dump\_mem.bin*.

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; dump_image d:/dump_mem.bin 0x10001234 0x2000; shutdown"
```

Dumps 8KB of the Traveo II 1M device memory to file *dump\_mem.bin*.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; dump_image d:/dump_mem.bin
0x10001234 0x2000; shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x81000003 pc: 0x00000048 msp: 0xab503ca0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
dumped 8192 bytes in 0.158095s (50.602 KiB/s)
shutdown command invoked
```

## KitProg3/MiniProg4 Driver Commands

The KitProg3/MiniProg4 (KP3/MP4) probe implements the CMSIS-DAP protocol defined by Arm with some extensions. Consequently, the KP3/MP4 driver in OpenOCD is a wrapper around the native CMSIS-DAP driver that extends its functionality with the KP3-specific extensions.

A full list of the CMSIS-DAP-specific configuration commands can be found in the OpenOCD official documentation.

Besides the standard CMSIS-DAP options, the KP3 driver exposes several custom Tcl configuration commands. All commands in this section must be prefixed with the name of the driver – “kitprog3”.

### kitprog3 acquire\_config

The command controls device acquisition parameters and optionally enables acquisition during the early initialization phase. Can be called at any time.

```
kitprog3 acquire_config <status> [target_type] [mode] [attempts]
```

- **status** – A mandatory parameter, enables or disables the acquisition procedure during the initialization phase. The possible values: On, Off.
- **target\_type** – Specifies the target device type. This parameter is mandatory only if status=on. The possible values:
  - 0 – PSoC4
  - 1 – PSoC5
  - 2 – PSoC6

### □ 3 – Traveo-II

- **mode** – Specifies Acquisition mode. This parameter is mandatory only if status=on. The possible values: 0 – Reset, 1 – Power Cycle.
- **attempts** – The number of attempts to acquire the target device. This parameter is mandatory only if status=on.

Example:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "kitprog3
acquire_config on 2 0; init; reset init; shutdown"
```

## **kitprog3 acquire\_psoc**

Performs device acquisition and is called only after the initialization phase. The acquisition procedure must be configured using `acquire_config` prior to calling this command.

Example:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "kitprog3
acquire_config on 2 0; init; kitprog3 acquire_psoc; reset init; shutdown"
```

## **kitprog3 power\_config**

Controls the KP3 internal power supply parameters and optionally enables power during the early initialization phase. Can be called at any time.

```
kitprog3 power_config <status> [voltage]
```

- **status** – A mandatory parameter, enables or disables power supply during the initialization phase. The possible values: on|off.
- **voltage** – The power supply voltage in millivolts. This parameter is mandatory only if status=on.

Example:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "kitprog3
power_config on 3300; init; reset init; shutdown"
```

```

Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 2.0.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : kitprog3: powering up target device using KitProg3 (UTarg = 3300 mU)
Info : UTarget = 3.302 V
Info : kitprog3: acquiring PSoC device...
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x21000000 pc: 0x00001f2c msp: 0x08047790
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
shutdown command invoked
  
```

## kitprog3 power\_control

The command turns on or off the KP3 internal power supply. Can be called only after the initialization phase.

```
kitprog3 power_control <status>
```

The voltage must be configured using `power_config` prior to calling this command.

- `status` – A mandatory parameter, enables or disables power supply: `on|off`.

Example:

```

openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "kitprog3
power_config on 3300; init; reset init; kitprog3 power_control off; kitprog3
power_control on; shutdown"
  
```

```

Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 2.0.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : kitprog3: powering up target device using KitProg3 (UTarg = 3300 mU)
Info : UTarget = 3.302 V
Info : kitprog3: acquiring PSoC device...
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x21000000 pc: 0x00001f2c msp: 0x08047790
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : kitprog3: powering down target device using KitProg3
Polling target psoc6.cpu.cm0 failed, trying to reexamine
Examination failed, GDB will be halted. Polling again in 100ms
Info : kitprog3: powering up target device using KitProg3 (UTarg = 3300 mU)
Info : SWD DPIDR 0x6ba02477
shutdown command invoked
  
```

## kitprog3 led\_control

Controls the KP3 LEDs. Can be called only after the initialization phase.

```
kitprog3 led_control <type>
```

- **type** – A mandatory parameter, specifies the type of the LED indication. The possible values:

- ☐ 0 – READY
- ☐ 1 – PROGRAMMING
- ☐ 2 – SUCCESS
- ☐ 3 – ERROR

Example:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset  
init; kitprog3 led_control 2; shutdown"
```

## kitprog3 get\_power

Reports the target voltage in millivolts. Can be called only after the initialization phase.

Example:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset  
init; kitprog3 get_power; shutdown"
```

```
** Device acquired successfully  
** SFlash SiliconID: 0xE2062200  
** Flash Boot version: 0x021D8001  
** Chip Protection: NORMAL  
** psoc6.cpu.cm4: Ran after reset and before halt...  
target halted due to debug-request, current mode: Thread  
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000  
VTarget = 3.297 V  
shutdown command invoked
```

## Flash Driver Commands

This section contains flash driver commands for the PSoC 6 and Traveo II devices. The <target family> subcommand can take the following values: psoc6 or traveo2.

### <target family> sflash\_restrictions

The command enables or disables writes to SFlash regions other than USER, NAR, TOC2, and KEY.

```
<target family> sflash_restrictions <mode>
```

The command can be called at any time. Writes to these regions are possible only on the VIRGIN silicon, so the command is mostly intended for internal use. It is useful for Flash Boot developers and validation teams. Note that *erase* (performed by programming with zeros for PSoC6 or 0xFF for Traveo II) is performed only for the USER, NAR, TOC2, and KEY regions; it is skipped for other SFlash regions regardless of this command.

- **mode** – A mandatory parameter, specifies the behavior of SFlash programming. The possible values:
  - 0 – Erase/Program of SFlash is prohibited
  - 1 – Erase and Program of USER/TOC/KEY is allowed
  - 2 – Erase of USER/TOC/KEY and Program of USER/TOC/KEY/NAR is allowed
  - 3 – Erase of USER/TOC/KEY and Program of the whole SFlash region is allowed.

Example (KitProg3 + PSoC6 device):

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; psoc6 sflash_restrictions 2; shutdown"
```

```
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Warn : SFlash programming allowed for regions: USER, TOC, KEY, NAR
shutdown command invoked
```

Example (Traveo II 1M device):

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; traveo2 sflash_restrictions 2;
shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
** traveo2.cpu.cm0: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x000002b8 msp: 0x0801f7f8
Info : Vector Table address invalid (0x00000000), reset_halt skipped
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : SFlash programming allowed for regions: USER, TOC, KEY, NAR
shutdown command invoked
```

## <target family> allow\_efuse\_program

Allows or disallows writes to the EFuse region. Can be called any time. Writes to the EFuse region are skipped by default. EFuse programming must be allowed for Life Cycle transitions to work.

```
<target family> allow_efuse_program <on|off>
```

Example:

Writes 1 bit to the EFuse region at address 0x907003FF of the PSoC6 device:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; psoc6 allow_efuse_program on; flash fillb 0x907003FF 1 1; flash read_bank 3
d:/dump_efuse.bin 0x3FF 0x1; shutdown"
```

```
Warn : Programming of efuses now ALLOWED
Info : MainFlash size overridden: 1024 kB
Info : Start address 0x907003ff breaks the required alignment of flash bank psoc6_efuse_cm0
Info : Padding 1023 bytes from 0x90700000
Info : The Life Cycle stage is not present in the programming file
wrote 1 bytes to 0x907003ff in 0.062402s <0.016 KiB/s>
wrote 1 bytes to file d:/dump_efuse.bin from flash bank 3 at offset 0x000003ff in 0.015601s <0.063 KiB/s>
>
shutdown command invoked
```

Example:

Writes 1 bit to the EFuse region at address 0x907003FF of the Traveo II 1M device:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; traveo2 allow_efuse_program on;
flash fillb 0x907003FF 1 1; flash read_bank 3 d:/dump_efuse.bin 0x3FF 0x1;
shutdown"
```

```
Warn : Programming of efuses now ALLOWED
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
Warn : WorkFlash geometry overridden: 36 large sectors + 192 small sectors
Info : Start address 0x907003ff breaks the required alignment of flash bank traveo2_efuse_cm0
Info : Padding 1023 bytes from 0x90700000
Info : The Life Cycle stage is not present in the programming file
wrote 1 bytes to 0x907003ff in 0.062402s <0.016 KiB/s>
wrote 1 bytes to file d:/dump_efuse.bin from flash bank 3 at offset 0x000003ff in 0.031201s <0.031 KiB/s>
>
shutdown command invoked
```

## <target family> reset\_halt

The command simulates a broken Vector Catch on PSoC6 devices.

```
<target family> reset_halt <mode>
```

The command retrieves the address of the Vector Table from the VECTOR\_TABLE\_BASE registers, detects the location of the application entry points, sets a hardware breakpoint at that location and performs a reset of the target. The type of the reset can be specified by the optional <mode> parameter.

Parameters:

- **mode** – The type of a reset to be performed. The possible values are `sysresetreq` and `vectreset`. This parameter is optional. If it is not specified, `SYSRESETREQ` is used for the CM0 core and `VECTRESET` is used for other cores in the system.

Example (KitProg3 + PSoC6 device):

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; psoc6 reset_halt vectreset; shutdown"
```

```
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : psoc6.cpu.cm0: bkpt 0x100014B9, issuing VECTRESET
shutdown command invoked
```

Example (Traveo II 1M device):

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; traveo2 reset_halt vectreset;
shutdown"
```

## traveo2 ecc\_error\_reporting

Enables or Disables the ECC error reporting during Cypress Programmer 2.1. operations (applicable for Traveo II only).

```
traveo2 ecc_error_reporting <on|off>
```

OpenOCD supports the detection and reporting of ECC errors during the flash *read* operation. In the current implementation, CYP 2.1. reads word-by-word a requested amount of data and checks for the ECC status after each Read. This ensures all ECC errors for all memory locations are properly detected. If an ECC error occurs, CYP 2.1. retrieves the address of the faulty location from the hardware. All ECC errors along with their locations are reported to the user by means of warning messages. This process will be performed until all requested data has been read.

Example (Traveo II 1M device):

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_1m_0A.cfg -c "init; reset init; traveo2 ecc_error_reporting on;
shutdown"
```

```
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Info : ECC error reporting is now Enabled
shutdown command invoked
```

## Other Commands

### source

Reads a file and executes it as a script. It is usually used with the result of the `find` command.

```
source [find FILENAME]
```



**Example (Kitprog3 + PSoC 6 target):**

```
openocd -s ../scripts -c "source [find interface/kitprog3.cfg]; source [find target/psoc6.cfg]; targets; shutdown"
```

**Example (J-Link + Traveo II target):**

```
openocd -s ../scripts -c "source [find interface/jlink.cfg]; source [find target/traveo2_lm_0A.cfg]; targets; shutdown"
```

**find**

Finds and returns a full path to a file with a given name. It is usually used as an argument of the `source` command. This command uses an internal search path. (Do not try to use a filename which includes the `"#"` character. That character begins Tcl comments.)

```
source [find FILENAME]
```

**Example:**

```
openocd -s ../scripts -c "source [find interface/kitprog3.cfg]; source [find target/psoc6.cfg]; targets; shutdown"
```

**set**

Stores a value to a named variable, first creating the variable if it does not already exist.

```
set VARNAME value
```

**Example:**

```
openocd -s ../scripts -c "set ENABLE_CM0 0; source [find interface/kitprog3.cfg]; source [find target/psoc6.cfg]; targets; shutdown"
```

**sleep**

Waits for at least `msec` milliseconds before resuming. Useful in a combination with script files.

```
sleep msec
```

**Example:**

```
openocd -c "sleep 1000; shutdown"
```

**add\_script\_search\_dir**

Adds a directory to a file/script search path. Equivalent to the `--search` command-line option.

```
add_script_search_dir [directory]
```

**Example:**

```
openocd -c "add_script_search_dir ../scripts; source [find interface/kitprog3.cfg]; source [find target/psoc6.cfg]; targets; shutdown"
```

## 8 Global Variables



The global variables listed below control the behavior of a target configuration file (psoc6.cfg, traveo2.cfg, etc.). They are set in the command line prior to any configuration file, such as kitprog3.cfg or psoc6.cfg. See the command [set](#) for details.

### ENABLE\_ACQUIRE

Enables or disables acquisition of the target device in Test mode.

The possible values:

- 1 – Acquisition enabled (default with KitProg3/MiniProg4).
- 0 – Acquisition disabled (default for other debug adapters).

### ENABLE\_POWER\_SUPPLY

Controls internal power supply of KitProg3/MiniProg4 adapters. If this command is specified, the KitProg3 driver, enables power supply thus powering on the target during initialization.

The possible values:

- 0 – Power supply disabled.
- Any other value defines target voltage in millivolts.

### ENABLE\_CM0, ENABLE\_CM4

Allows specifying CPU cores to be visible to OpenOCD. OpenOCD never touches disabled cores.

The possible values:

- 1 – Corresponding core is enabled.
- 0 – Core is disabled.

### SMIF\_BANKS

Defines QSPI Memory banks. This variable is a two-dimensional associative Tcl array of the following format:

```
set SMIF_BANKS {
  1 {addr <XIPAddr1> size <BankSz1> psize <ProgramSz1> esize <EraseSz1>}
  2 {addr <XIPAddr2> size <BankSz2> psize <ProgramSz2> esize <EraseSz2>}
  ...
  N {addr <XIPAddrN> size <BankSzN> psize <ProgramSzN> esize <EraseSzN>}
}
```

Where:

- XIPAddrN – The XIP mapping address.
- BankSzN – The total size of this flash bank, in bytes.
- ProgramSzN – The minimal programming granularity (program block size), in bytes.
- EraseSzN – The minimal erase granularity (erase block size), in bytes.

## 9 Error Codes



The OpenOCD tool returns 0 as error code on successful completion, on a failure it returns 1.

## 10 Usage Examples



All the examples in this chapter assume you have a PSoC 6 or Traveo II target device connected to the PC via the KitProg3/MiniProg4 or J-Link debug probe. The current working directory is the default install directory (for example, `c:\Program Files (x86)\Cypress\Cypress Programmer Command Line 2.1\bin` on Windows).

For convenience, the *psoc6\_kp3\_board.cfg* config file has been created in the same directory as the OpenOCD executable. The file contains default configuration suitable for the majority of the PSoC 6 kits:

```
source [ find interface/kitprog3.cfg ]
source [ find target/psoc6.cfg ]
init
reset init
```

Another config file - *jlink\_traveo2.cfg*, can be used for working with Traveo II devices. The file contains the following configuration allowing programming the Traveo II 1M device connected to J-Link Probe:

```
source [ find interface/jlink.cfg ]
transport select swd
source [ find target/traveo2_1m_0A.cfg ]
init
reset init
```

See [Supported Target Configurations](#) for the detailed list of available target devices and corresponding OpenOCD configuration files.

## Erase Main Flash Rows 0...10 of PSoC 6 device

```
openocd -s ../scripts -f psoc6_kp3_board.cfg -c "flash erase_sector 0 0 10; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1500 kHz
adapter speed: 1000 kHz
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 200
Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 2.0.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 IDIO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : VTarget = 3.298 V
Info : kitprog3: acquiring PSoC device...
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x21000000 pc: 0x00001f2c msp: 0x08047790
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : MainFlash size overridden: 1024 kB
[100%] [#####] [ Erasing ]
erased sectors 0 through 10 on flash bank 0 in 0.280028s
```

## Erase Main Flash Rows 0...10 of Traveo II 1M device

```
openocd -s ../scripts -f jlink_traveo2.cfg -c "flash erase_sector 0 0 10; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1000 kHz
** Jtest Mode acquire not supported by selected adapter
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 100
Info : J-Link V9 compiled Sep 26 2018 11:49:43
Info : Hardware version: 9.30
Info : VTarget = 4.845 V
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : traveo2.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : traveo2.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: UIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
[100%] [#####] [ Erasing ]
erased sectors 0 through 10 on flash bank 0 in 5.650130s
```

## Display Memory Contents (32 words at address 0x08000000) of PSoC 6 device

```
openocd -s ../scripts -f psoc6_kp3_board.cfg -c "mdw 0x08000000 32; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1500 kHz
adapter speed: 1000 kHz
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 200
Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 2.0.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : UTarget = 3.297 U
Info : kitprog3: acquiring PSoC device...
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x21000000 pc: 0x00001f2c msp: 0x08047790
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
0x08000000: e7feb662 4e0a43c0 2400460b 5d11e00d 40480609 28002500 0040da02 e0004070
0x08000020: 35010040 d1f62d08 429c3401 be00d1ef 04c11db7 b2e44d16 016d1965 2f00682f
0x08000040: 466fdafc 003760ef 40a73410 60274c11 692c60ae dbfc2c00 9d0027a0 0f2c063f
0x08000060: 42bc0724 2400d003 1c286044 2580be00 00ad6844 19521964 d301428c 34080004
```

## Display Memory Contents (32 words at address 0x08000000) of Traveo II 1M device

```
openocd -s ../scripts -f jlink_traveo2.cfg -c "mdw 0x08000000 32; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1000 kHz
** Test Mode acquire not supported by selected adapter
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 100
Info : J-Link V9 compiled Sep 26 2018 11:49:43
Info : Hardware version: 9.30
Info : VTarget = 4.848 V
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : traveo2.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : traveo2.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Error: traveo2.cpu.cm0 -- clearing lockup after double fault
Polling target traveo2.cpu.cm0 failed, trying to reexamine
Info : traveo2.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
0x08000000: 08024000 100014b9 0000000d 1000151d 00000000 00000000 00000000 00000000
0x08000020: 00000000 00000000 00000000 10001519 00000000 00000000 10001519 10001519
0x08000040: 10001519 10001519 10001519 10001519 10001519 10001519 10001519 10001519
0x08000060: 10001519 10001519 10001519 10001519 10001519 10001519 10001519 10001519
```



## Program PSoC 6 Device with Verification (Intel HEX file)

OpenOCD supports programming of the elf, Intel HEX, Motorola SREC, and binary file formats. For binary files, the relocation offset must be specified as an argument to the *program* command.

```
openocd -s ../scripts -f psoc6_kp3_board.cfg -c "program d:/BlinkyLED.hex verify
reset; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
    http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1500 kHz
adapter speed: 1000 kHz
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 200
Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 2.0.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : VTarget = 3.295 V
Info : kitprog3: acquiring PSoC device...
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x00001f2c msp: 0x080477a8
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x00001f2c msp: 0x080477a8
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
** Programming Started **
auto erase enabled
Info : MainFlash size overridden: 1024 kB
Info : Padding image section 0 at 0x100017a4 with 92 bytes (bank write end alignment)
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
wrote 6144 bytes from file d:/BlinkyLED.hex in 0.366036s (16.392 KiB/s)
** Programming Finished **
** Verify Started **
verified 6052 bytes in 0.037004s (159.717 KiB/s)
** Verified OK **
** Resetting Target **
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
```

## Program Traveo II 1M Device with Verification (Intel HEX file)

OpenOCD supports programming of the elf, Intel HEX, Motorola SREC, and binary file formats. For binary files, the relocation offset must be specified as an argument to the *program* command.

```
openocd -s ../scripts -f jlink_traveo2.cfg -c "program d:/BlinkyLED.hex verify
reset; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1000 kHz
** Test Mode acquire not supported by selected adapter
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 100
Info : J-Link V9 compiled Sep 26 2018 11:49:43
Info : Hardware version: 9.30
Info : VTarget = 4.835 V
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : traveo2.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : traveo2.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
** Programming Started **
auto erase enabled
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
Info : Padding image section 0 at 0x100017a4 with 92 bytes (bank write end alignment)
Warn : Adding extra erase range, 0x00001800 to 0x00007fff
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
wrote 6144 bytes from file d:/BlinkyLED.hex in 0.748121s (8.020 KiB/s)
** Programming Finished **
** Verify Started **
verified 6052 bytes in 0.063095s (93.671 KiB/s)
** Verified OK **
** Resetting Target **
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
```

## Program EFuse region of PSoC 6 Device

This example writes a single bit of data to the EFuse region of the PSoC6 device at address 0x907003FE:

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; psoc6 allow_efuse_program on; flash fillb 0x907003FE 1 1; flash read_bank 3
d:/dump_efuse.bin 0x3FE 0x1; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.72 (2019-01-12-12:22)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1500 kHz
adapter speed: 1000 kHz
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 200
Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 2.0.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : UTarget = 3.297 V
Info : kitprog3: acquiring PSoC device...
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x000001f2c msp: 0x080477a8
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Warn : Programming of efuses now ALLOWED
Info : MainFlash size overridden: 1024 kB
Info : Start address 0x907003fe breaks the required alignment of flash bank psoc6_efuse_cm0
Info : Padding 1022 bytes from 0x90700000
Info : Padding at 0x907003ff with 1 bytes (bank write end alignment)
Info : The Life Cycle stage is not present in the programming file
wrote 1 bytes to 0x907003fe in 0.041024s (0.024 KiB/s)
wrote 1 bytes to file d:/dump_efuse.bin from flash bank 3 at offset 0x000003fe in 0.016009s (0.061 KiB/s)
```

## Program EFuse region of Traveo II Device

This example writes a single bit of data to the EFuse region of the Traveo II 1M device at address 0x907003FE:

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; traveo2 allow_efuse_program on;
flash fillb 0x907003FE 1 1; flash read_bank 3 d:/dump_efuse.bin 0x3FE 0x1; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.72 (2019-01-12-12:22)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
swd
adapter speed: 1000 kHz
** Test Mode acquire not supported by selected adapter
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 100
Info : J-Link V9 compiled Sep 26 2018 11:49:43
Info : Hardware version: 9.30
Info : VTarget = 4.809 V
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : traveo2.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : traveo2.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: VIRGIN
** traveo2.cpu.cm0: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x000002b8 msp: 0x0801f7f8
Info : Vector Table address invalid (0x00000000), reset_halt skipped
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
Warn : Programming of efuses now ALLOWED
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
Warn : WorkFlash geometry overridden: 36 large sectors + 192 small sectors
Info : Start address 0x907003fe breaks the required alignment of flash bank traveo2_efuse_cm0
Info : Padding 1022 bytes from 0x90700000
Info : Padding at 0x907003ff with 1 bytes (bank write end alignment)
Info : The Life Cycle stage is not present in the programming file
wrote 1 bytes to 0x907003fe in 0.075045s (0.013 KiB/s)
wrote 1 bytes to file d:/dump_efuse.bin from flash bank 3 at offset 0x000003fe in 0.031019s (0.031 KiB/s)
```

## Modify Individual Bytes of PSoC 6 in Main Flash and Display Results

```
openocd -s ../scripts -f psoc6_kp3_board.cfg -c "mdw 0x10000000 8; flash rmw
0x10000002 11223344; mdw 0x10000000 8; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1500 kHz
adapter speed: 1000 kHz
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 200
Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 2.0.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : VTarget = 3.295 V
Info : kitprog3: acquiring PSoC device...
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x00001f2c msp: 0x080477a8
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
0x10000000: 08024000 100014b9 0000000d 1000151d 00000000 00000000 00000000 00000000
Info : MainFlash size overridden: 1024 kB
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
modified 4 byte(s) in 512 byte region at 0x10000000 in 0.065006s (7.692 KiB/s)
0x10000000: 22114000 10004433 0000000d 1000151d 00000000 00000000 00000000 00000000
```

## Modify Individual Bytes of Traveo II 1M in Main Flash and Display Results

```
openocd -s ../scripts -f jlink_traveo2.cfg -c "mdw 0x10000000 8; flash rmw
0x100000002 11223344; mdw 0x10000000 8; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1000 kHz
** Test Mode acquire not supported by selected adapter
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 100
Info : J-Link V9 compiled Sep 26 2018 11:49:43
Info : Hardware version: 9.30
Info : VTarget = 4.848 V
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : traveo2.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : traveo2.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: UIRGIN
target halted due to debug-request, current mode: Handler HardFault
xPSR: 0x61000003 pc: 0x1000151c msp: 0x08023fe0
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
0x10000000: 08024000 100014b9 0000000d 1000151d 00000000 00000000 00000000 00000000
Warn : MainFlash geometry overridden: 30 large sectors + 16 small sectors
[100%] [#####] [ Erasing ]
[100%] [#####] [ Programming ]
modified 4 byte(s) in 32768 byte region at 0x10000000 in 1.940970s (16.487 KiB/s)
0x10000000: 22114000 10004433 0000000d 1000151d 00000000 00000000 00000000 00000000
```

## Read Memory of PSoC 6 / Traveo II Device to Binary File

The example reads a 32KB of the PSoC 6 device memory to a file *dump\_mem.bin*.

```
openocd -s ../scripts -f interface/kitprog3.cfg -f target/psoc6.cfg -c "init; reset
init; dump_image d:/dump_mem.bin 0x10000000 0x8000; exit"
```

The example reads a 32KB of the Traveo II 1M device memory to a file *dump\_mem.bin*.

```
openocd -s ../scripts -f interface/jlink.cfg -c "transport select swd" -f
target/traveo2_lm_0A.cfg -c "init; reset init; dump_image d:/dump_mem.bin
0x10000000 0x8000; exit"
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.72 (2019-01-12-12:22)
Licensed under GNU GPL v2
For bug reports, read
    http://openocd.org/doc/doxygen/bugs.html
swd
adapter speed: 1000 kHz
** Test Mode acquire not supported by selected adapter
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 100
Info : J-Link V9 compiled Sep 26 2018 11:49:43
Info : Hardware version: 9.30
Info : VTarget = 4.811 V
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : traveo2.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : traveo2.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
** SFlash SiliconID: 0xE30021FF
** Flash Boot version: 0x102E8001
** Chip Protection: UIRGIN
** traveo2.cpu.cm0: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x000002b8 msp: 0x0801f7f8
Info : Vector Table address invalid (0x00000000), reset_halt skipped
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x0000010c msp: 0x0801f800
dumped 32768 bytes in 0.630063s (50.789 KiB/s)
```

## Start GDB Server and Leave It Running

```
openocd -s ../scripts -f psoc6_kp3_board.cfg
```

A possible output of OpenOCD:

```
Open On-Chip Debugger 0.10.0+dev-2.1.0.65 (2018-12-27-05:43)
Licensed under GNU GPL v2
For bug reports, read
  http://openocd.org/doc/doxygen/bugs.html
adapter speed: 1500 kHz
adapter speed: 1000 kHz
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
cortex_m reset_config vectreset
adapter_nsrst_delay: 200
Info : CMSIS-DAP: SWD Supported
Info : CMSIS-DAP: FW Version = 2.0.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : VTarget = 3.297 V
Info : kitprog3: acquiring PSoC device...
Info : clock speed 1000 kHz
Info : SWD DPIDR 0x6ba02477
Info : psoc6.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
Info : psoc6.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : Listening on port 3333 for gdb connections
Info : Listening on port 3334 for gdb connections
Warn : Only resetting the Cortex-M core, use a reset-init event handler to reset any peripherals or configure hardware srst support.
Info : kitprog3: acquiring PSoC device...
target halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x00001f2c msp: 0x080477a8
** Device acquired successfully
** SFlash SiliconID: 0xE2062200
** Flash Boot version: 0x021D8001
** Chip Protection: NORMAL
** psoc6.cpu.cm4: Ran after reset and before halt...
target halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x1600400c msp: 00000000
Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
```



# 11 Documentation and Links



OpenOCD v0.10.0 User Guide:

<http://openocd.org/doc-release/pdf/openocd.pdf>