

CAPI SNAP Education Series: User Guide


CAPI SNAP Education hls_search: howto? V2.2







Architecture of the SNAP git files



Power Systems

Action overview

Purpose: Search a Pattern in a text and count number of occurrences

- Pattern is in host memory, Text is in DDR (or NVMe soon)
- Compare HW "data access + processing" vs SW "data access + processing" times

When to use it:

- Understand basic access to different interfaces
- Processing data in array vs data in a streaming flow
- Understand insertion of code in the SNAP environment
- Multiple calls of action to perform different code

Memory management:


- Step1: (HW+SW) Action transfers Text from Host memory to DDR
- Step2: (SW only) Action transfers Text from DDR to Host memory
- Step3: (HW only) Search is done in hardware action Result is written in register
- Step4: (SW only) Search is done in software application
- Step5: (HW only) (soon) Action reports pattern positions from DDR to Host memory

Known limitations:

- HLS requires transfers to be 64 byte aligned and a size of multiples of 64 bytes
- DDR simulation model reads will return wrong values if non 64 bytes words or non initialized words are read (this is due to the simulation model only)


Hardware Search processing: FPGA pattern search in a text located in DDR





Power Systems ©

Software Search processing: CPU pattern search in a text located in DDR







Options:

SNAP_TRACE = 0x0 → no debug trace

SNAP_TRACE = 0xF → full debug trace

SNAP CONFIG = FPGA → hardware execution

SNAP CONFIG = CPU > software execution

Example:

```
export SNAP_TRACE=0x0

cd $SNAP_ROOT && export ACTION_ROOT=$SNAP_ROOT/actions/hls_hashjoin
source snap_path.sh
snap_maint -vv
```


echo \"Hardware\" search pattern looking for the word \"include\" in \sim snap/software/examples/search.txt \$SNAP_ROOT/software/examples/snap_search -t5000 -m1 -X -E88 -i ../../../actions/hls_search/sw/snap_search.txt -p include

echo \"Software\" search pattern looking for the word \"include\" in ~snap/software/examples/search.txt \$SNAP_ROOT/software/examples/snap_search -t5000 -m1 -X -E88 -s -i ../../../ actions/hls_search/sw/snap_search.txt -p include

Software data move + search (Step2+4)


Search registers





Application Code: what's in it?






2018, IBM Corporation

SNAP Framework built on Power™ CAPI technology

Power Systems

Action search Code: what's in it?



2018, IBM Corporation

SNAP Framework built on Power™ CAPI technology



Constants - Ports

Constants:

Constant name	Value	Туре	Definition location	Usage
SEARCH_ACTION_TYPE	0x10141003	Fixed	\$ACTION_ROOT/include/action_search.h	Search ID - list is in snap/ActionTypes.md
RELEASE_LEVEL	0x00000022	Variable	\$ACTION_ROOT/hw/hw_action_search. H	release level – user defined
MAX_NB_OF_BYTES_READ	(4 * 1024)	Variable	\$ACTION_ROOT/hw/hw_action_search. H	Max size in Bytes of the buffer for read/write access
MAX_NB_OF_WORDS_READ	(MAX_NB_OF_BYTES_READ/BPERDW)	Operation	\$ACTION_ROOT/hw/hw_action_search. H	Max size in 64B words of the buffer for read/write access
CARD_DRAM_SIZE	(1 * 1024 *1024 * 1024)	Variable	\$ACTION_ROOT/hw/hw_action_search. H	Max size of the DDR – unused here
PATTERN_SIZE	BPERDW	Variable	ISAC HON ROOT/NW/NW action search H	Max size of the pattern – Limiting to 64 Bytes so that reading pattern is done in a single word access.
TEXT_SIZE	4096 * MAX_NB_OF_BYTES_READ	Variable	\$ACTION_ROOT/hw/hw_action_search. H	Max size of the text – used for streaming mode only

Ports used:

Ports name	Description	Enabled
din_gmem	Host memory data bus input Addr : 64bits - Data : 512bits	Yes
dout_gmem	Host memory data bus output Addr : 64bits - Data : 512bits	Yes
d_ddrmem	DDR3 - DDR4 data bus in/out Addr : 33bits - Data : 512bits	Yes
nvme	NVMe data bus in/out Addr : 32bits - Data : 32bits	No



MMIO Registers

Read and	d Write are c	onsidered j	from the application / software side										
act_re	g.Control	This head	der is initialized by the SNAP job mana	ger. The action will update	the Return code and	read the flags value.							
со	NTROL	If the fla	gs value is 0, then action sends only th	e action_RO_config_reg vo	alue and exit the action	n, otherwise it will process t	he action						
Simu - W	R Write@	Read@	ad@ 3 2 1 0		Typical Write value	Typical Read valu	ue						
0x3C40	0x100	0x180	sequence	flags	flags short action type								
0x3C41	0x104	0x184	Retc (ret	urn code 0x102/0x104)		0	0x102 - 0x104 SUCCESS	/FAILURE					
0x3C42	0x108	0x188		Private Data		c0febabe							
0x3C43	0x10C	0x18C		Private Data		deadbeef							
action	_reg.Data	Action sp	oecific - user defined - need to stay in 1	08 Bytes			_	/hw_action_search.H					
sear	ch_job_t	This is th	e way for application and action to ex	hange information throug	gh this set of registers	typedef struct {							
Simu - W	R Write@	Read@	3 2	1	0	Typical Write value	CONTROL Co	ntrol; /* 16 bytes */					
0x3C44	0x110	0x190	[snap_ad	dr]src_text1.addr (LSB)			search_job_t	Data; /* up to 108 bytes */					
0x3C45	0x114	0x194	[snap_ad	dr]src_text1.addr (MSB)			uint8 t padding	g[SNAP_HLS_JOBSIZE - sizeof(search_job_t)];					
0x3C46	0x118	0x198	[snap	addr] src_text1 .size			} action reg;	3 ~					
0x3C47	0x11C	0x19C	[snap_addr]src_text1.flags (SRC, DST	,) [snap_addr]src_text	t1.type (DRAM, NVME,.	.)							
0x3C48	0x120	0x1A0	[snap_add	r]src_pattern.addr (LSB)			\$ACTION_ROC	OT/include/action_search.h					
0x3C49	0x124	0x1A4	[snap_add]src_pattern.addr (MSB)			typedef struct	earch_job { o_addr src_text1; /* input text in HOST: 128 bits*/ o_addr src_pattern; /* input pattern in HOST: 128 bit					
0x3C4A	0x128	0x1A8	[snap_a	ddr] src_pattern .size			struct sna						
0x3C4B	0x12C	0x1AC	[snap_addr]src_pattern.flags (SRC, DS	T,) [snap_addr]src_patt e	ern.type (DRAM, NVME	,)	struct sna						
0x3C4C	0x130	0x1B0	[snap_ad	dr] ddr_text1 .addr (LSB)				p_addr ddr_text1; /* input text in DDR : 128 bits*/ p_addr src_result; /* output result in HOST : 128 bits*/ p_addr ddr_result; /* output result in DDR : 128 bits*/					
0x3C4D	0x134	0x1B4	[snap_add	r]ddr_text1.addr (MSB)									
0x3C4E	0x138	0x1B8	[snap_	addr] ddr_text1 .size									
0x3C4F	0x13C	0x1BC	[snap_addr]ddr_text1.flags (SRC, DS	,) [snap_addr] ddr_tex	t1 .type (DRAM, NVME,)	uint16 t						
0x3C50	0x140	0x1C0	[snap_ad	dr] src_result .addr (LSB)			uint16_t	• •					
0x3C51	0x144	0x1C4	[snap_add	r]src_result.addr (MSB)			_	· ·					
0x3C52	0x148	0x1C8	[snap_	addr] src_result .size			_	nb_of_occurrences;					
0x3C53	0x14C	0x1CC	[snap_addr]src_result.flags (SRC, DS	,) [snap_addr] src_res u	ult.type (DRAM, NVME,)	_	next_input_addr;					
0x3C54	0x150	0x1D0	[snap_ado	lr] ddr_result .addr (LSB)			} search_job_	_t;					
0x3C55	0x154	0x1D4	[snap_add	r] ddr_result .addr (MSB)		ACNIAD DOOT/	. //	1					
0x3C56	0x158	0x1D8	[snap_	addr] ddr_result .size		\$\$NAP_ROOT/action	s/include/nis_snap.H	\$SNAP_ROOT/software/include/snap_types.h					
0x3C57	0x15C	0x1DC	[snap_addr]ddr_result.flags (SRC, DS	「,) [snap_addr] ddr_res i	ult.type (DRAM, NVME	typedef struct {		typedef struct snap_addr {					
0x3C58	0x160	0x1E0	method		step	• -	short action type	uint64_t addr;					
0x3C59	0x164	0x1E4	nb	_of_occurrences		snapu8_t flags;		uint32_t size;					
0x3C5A	0x168	0x1E8	next	_input_addr (LSB)		snapu16_t seq;		snap_addrtype_t type; /* DRAM, NVME, *					
0x3C5B	0x16C	0x1EC	next	input_addr (MSB)		snapu32_t Retc; snap_addrflag_t flags; /* SRC, D							
							erved; // Priv_data	} snap_addr_t;					
						CONTROL:		• •= = -					

Performances



hls_search	KU3 board				Step 1	Step 3		HW total	Step 2	Step 4		SW Total	SW Total
SNAP_CONFIG = 0x0		Size	Size		Host to DDR	HW Naive	HW KMP	best HW total	DDR to Host	SW Naive processing	SW KMP processing	SW Naive	SW KMP
text	pattern	Text (Bytes)	Pattern	Matches	(μs)	(μs)	(μs)	(μs)	(µs)	(μs)	(μs)	(μs)	(μs)
random (4096*4k)	pr	16,777,216	2	#290	10,542	311,092	578,440	311,092	10,027	29,360	72,515	39,387	82,542
random (8192*4k)	pr	33,554,432	2	#520	20,641	622,127	1,156,712	622,127	21,245	58,403	145,071	79,648	166,316

These performances almost shows performances differences between the algorithm used. No optimization was done in C code yet to try and get the best performances!

What else?



Path of improvement?

- 1. HLS should allow generation of 64 access per burst so that we can read 4KiB in one request
- 2. DMA pipelining which could increase bandwidth sending the next Host memoruy access request before having all results from the initial request.
- 3. Improving data types cast
- 4. Optimize code to get better results



History of this document and of the action release level

V2.0: initial document

V2.1: new files directory structure applied

V2.2: cleaning code