


Parallel Programming: Moore's Law and Multicore Mike Bailey mjb@cs.oregonstate.edu Oregon State University Computer Graphics










Moore's Law


- Fabrication process sizes ("gate pitch") have fallen from 65 nm, to 45 nm, to 32 nm, to 22 nm, to 16 nm, to 11 nm, etc. This translates to more transistors on the same size die.
- From 1986 to 2002, processor performance increased an average of 52%/year, but then virtually plateaued.





mjb – February 25, 2015














MultiCore -- Multiprocessing on a Single Chip

So, to summarize:

Moore's Law of transistor density is still going strong, but the "Moore's Law" of clock speed has hit a wall. Now what do we do?

We keep packing more and more transistors on a single chip, but don't increase the clock speed. Instead, we increase computational throughput by using those transistors to pack multiple processors onto the same chip.

This is referred to as multicore.

Vendors have also reacted by adding SIMD floating-point units on the chip as well.

We will get to that later.




mjb – February 25, 2015

MultiCore and Multithreading

Multicore, even without multithreading too, is still a good thing. It can be used, for example, to allow multiple programs on a desktop system to always be executing concurrently.

Multithreading, even without multicore too, is still a good thing. Threads can make it easier to logically have many things going on in your program at a time, and can absorb the dead-time of other threads.

But, the big gain in performance is to use *both* to speed up a *single program*. For this, we need a *combination of both multicore and multithreading*.



Multicore is a very hot topic these days. It would be hard to buy a CPU that doesn't have more than one core. We, as programmers, get to take advantage of that.

We need to be prepared to convert our programs to run on *MultiThreaded Shared Memory Multicore* architectures.



Oregon State University Computer Graphics

mjb - February 25, 2015

