### **Caching Issues in Multicore Performance**

#### **Mike Bailey**

mjb@cs.oregonstate.edu

#### **Oregon State University**






cache.ppt

mjb – February 9, 2015

# Problem: The Path Between a CPU Chip and Off-chip Memory is Slow




This path is relatively slow, forcing the CPU to wait for up to 200 clock cycles just to do a store to, or a load from, memory.

Depending on your CPU's ability to process instructions out-of-order, it might go idle during this time.

This is a *huge* performance hit!

USU

Oregon State University Computer Graphics




#### **How is Cache Memory Actually Defined?**

In computer science, a **cache** is a collection of data duplicating original values stored elsewhere or computed earlier, where the original data is expensive to fetch (due to longer access time) or to compute, compared to the cost of reading the cache. In other words, a cache is a temporary storage area where frequently accessed data can be stored for rapid access. Once the data is stored in the cache, future use can be made by accessing the cached copy rather than refetching or recomputing the original data, so that the average access time is shorter. Cache, therefore, helps expedite data access that the CPU would otherwise need to fetch from main memory.

-- Wikipedia





### **Storage Level Characteristics**

	L1	L2	Memory	Disk
Type of Storage	On-chip	On-chip	Off-chip	Disk
Typical Size	< 100 KB	< 8 MB	< 10 GB	Many GBs
Typical Access Time (ns)	.2550	.5 – 25.0	50 - 250	5,000,000
Scaled Access Time	1 second	33 seconds	7 minutes	154 days
Bandwidth (MB/sec)	50,000 – 500,000	5,000 – 20,000	2,500 – 10,000	50 - 500
Managed by	Hardware	Hardware	os	os

Adapted from: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, Morgan-Kaufmann, 2007. (4th Edition)

Usually there are two L1 caches – one for Instructions and one for Data. You will often see this referred to in data sheets as: "L1 cache: 32KB + 32KB" or "I and D cache"



#### **Cache Hits and Misses**

When the CPU asks for a value from memory, and that value is already in the cache, it can get it quickly.

This is called a cache hit

When the CPU asks for a value from memory, and that value is not already in the cache, it will have to go off the chip to get it.

This is called a cache miss

While cache might be multiple kilo- or megabytes, the bytes are transferred in much smaller quantities, each called a **cache line**. The size of a cache line is typically just **64 bytes**.

Performance programming should strive to avoid as many cache misses as possible. That's why it is very helpful to know the cache structure of your CPU.



mjb – February 9, 2015

#### Coherence

Successful use of the cache depends on **Spatial Coherence**:

"If you need one memory address's contents now, then you will probably also need the contents of some of the memory locations around it soon."

Successful use of the cache depends on **Temporal Coherence**:

"If you need one memory address's contents now, then you will probably also need it again soon."

If these assumptions are true, then you will generate a lot of cache hits.

If these assumptions are false, then you will generate a lot of cache misses.

Oregon State University Computer Graphics

# What Happens When the Cache is Full and a New Piece of Memory Needs to Come In?


- 1. Random randomly pick a cache line to remove
- 2. Least Recently Used (LRU) remove the cache line which has gone unaccessed the longest
- 3. Oldest (FIFO, First-In-First-Out) remove the cache line that has been there the longest



mjb – February 9, 2015

#### How Bad Is It? -- Demonstrating the Cache-Miss Problem

C and C++ store 2D arrays a row-at-a-time, like this, A[i][j]:



For large arrays, would it be better to add the elements by row, or by column? Which will avoid the most cache misses?

```
sum = 0.;

for( int i = 0; i < NUM; i++ )

{

    for( int j = 0; j < NUM; j++ )

    {

        float f = ???

        sum += f;

    }
```

Sequential memory order

float f = Array[i][j];

Jump-around-in-memory order

float f = Array[j][i];

USU


Oregon State University Computer Graphics

## **Demonstrating the Cache-Miss Problem** #include <stdio.h> #include <ctime> #include <cstdlib> #define NUM 10000 float Array[NUM][NUM]; double MyTimer(); main( int argc, char \*argv[ ] ) float sum = 0.; double start = MyTimer(); for( int i = 0; i < NUM; i++ )</pre> for( int j = 0; j < NUM; j++ ) sum += Array[i][j]; // access across a row double finish = MyTimer(); double row\_secs = finish - start; regon State Oniversity Computer Graphics

#### **Demonstrating the Cache-Miss Problem**

Oregon State University Computer Graphics

mjb – February 9, 2015



#### **Welcome to the Hotel Cachifornia**

There once was a country whose population was 1G people (1,073,741,824). That country was divided into 16M villages (16,777,216), each of which had 64 people.

People → Bytes of Memory Villages → Cache Lines in Memory

The country decided to build a gambling center with a single huge hotel. The hotel would have a total of 32K rooms (32,768) arranged on some number of floors. They decided that a floor's rooms would not be individual rooms, but instead would be a suite with enough sleeping rooms to hold an entire village (64 people). This meant that there would have to be 512 floors ( $\frac{32768}{64}$ ). It was also agreed that each suite could only be occupied by people from the same village at a time. A side effect of this was, though, that even if only 8 people from a village showed up, they would be given the entire floor.

Rooms  $\rightarrow$  Bytes of L1 Cache Memory Floor  $\rightarrow$  A Cache Line in L1 Cache

This sounded great. Travel Agents started sending people to the hotel.

Travel Agents  $\rightarrow$  Threads on cores



#### **Welcome to the Hotel Cachifornia**

At first, it was decided that any village could occupy any floor. This seemed fair.

Fully-Associative Cache strategy

Also, it was decided that when a village (or part of one) showed up at the hotel, and the hotel was full, that the floor that had been occupied the longest would have its occupants kicked out and would be given to the arriving village.

Oldest (FIFO) strategy

Finally, it was noticed that checking in any number of guests took a fair amount of time, so that this was something one didn't want to do any more often than necessary.

Check-in time  $\rightarrow$  Latency of moving memory into L1 cache



mjb - February 9, 2015

#### **Welcome to the Hotel Cachifornia**

After a while, it became apparent that things weren't working as well as they could be. Guests from some villages wanted to be in town much longer than others. But, they got kicked off their floor when enough short-term guests arrived, and had to go outside and get back in line to check-in again.

So, a new strategy was devised. Certain floors would be reserved only for certain villages. That way, long-term villages could keep their room longer. This meant that with Direct-mapping Cache strategy 16M villages and 512 floors, each floor would have to be time-shared by 32,768 villages (  $\frac{16M}{512}$  ).

Floor # 0 would only be for Villages 0, 512, 1024, ... Floor # 1 would only be for Villages 1, 513, 1025, ...  $\leftarrow$  Note: "Village Stride" = 512 Floor #511 would only be for Villages 511, 1023, 1535, ...

An alert student noticed that you could figure this out by:

Floor # = (Village #) % 512 = (Village #) & 0x1ff

While it was recognized that conflicts could arise, it was thought that they wouldn't come up very often.

Computer Graphics

#### Welcome to the Hotel Cachifornia

This plan worked a lot of the time. However, conflicts did arise because of "Village Stride". One day, guests from villages 0, 512, and 1024 all showed up. By rule, each of those villages could only be placed in the suite on Floor #0, even though there were other floors unoccupied. Village 0 arrived in the morning and were placed in Floor #0. Village 512 arrived at noon, and by rule, Village 0 was kicked out off the floor and the floor was given to Village 512. Village 1024 arrived in the afternoon, and, well, you can guess what happened.

So, another strategy was devised. Certain floors were still reserved only for certain villages. But, each group of villages was given 4 floors reserved for them instead of one. This meant that the 512 floors were being grouped into 128 sets (  $\frac{512}{4}$  ) of 4 floors each. With only 1/4 the number of floor sets available, each set had to be shared by 4 times as many villages. Instead of being time-shared by 32K villages (32,768), each floor set would be time-shared by 128K villages (131,072).

4-Way Set Associative Cache strategy

Floor Sets  $\rightarrow$  Cache Sets

Note: "Village Stride" = 128

Floor Set # 0 = Floors # 0- 3 would now be for Villages 0, 128, 256, 384, ... Floor Set # 1 = Floors # 4- 7 would now be for Villages 1, 129, 257, 385, ... Floor Set #127 = Floors #507-511 would now be for Villages 127, 255, 383, 511, ...

An alert student noticed that you could figure this out by:



Floor Set # = (Village #) % 128 = (Village #) & 0x7f

mjb – February 9, 2015

#### Welcome to the Hotel Cachifornia

Notice that this hotel scheme makes a good use of resources in two circumstances:

When you come to the hotel, you bring your whole village
 Spatial Coherence

2. When you come to the hotel, you stay a while Temporal Coherence

If you come by yourself, or come with a friend from another village, you are wasting hotel resources.

If your village needs to come the same day as several other groups whose villages map to the same floor set as yours, you will have a conflict for the floor.

Cache Stride

Conflict Misses


If you come for a few minutes, admire the view, and then leave, you are wasting hotel resources.

Capacity Misses



# Possible Cache Architectures

**1. Fully Associative** – cache lines from any block of memory can appear anywhere in cache.





mjb – February 9, 2015


### **Possible Cache Architectures**

**2. Direct Mapped** – a cache line from a particular block of memory has only one place it could appear in cache. A memory block's cache line is:

Cache line # = Memory block # % # lines the cache has


In the hotel-story case:

Cache line # = ( Memory block #) % 512



DSU

Oregon State University Computer Graphics



#### What is the Complaint About Cache in Some Gaming Systems?

A function jump table that you setup requires two instruction cache lines:

- 1. The for-loop statements looping through the data
- 2. The function that really gets called

and one data cache line:

1. Your funcptr array


A virtual function table, or vtable, that the compiler sets up requires three instruction cache lines:

- 1. The for-loop statements looping through the data
- 2. The f() function that really gets called
- 3. The virtual function table

The Sony PS2 and PSP have **2-way** set associative caches. If all of these 3 items are in the same memory block, they will attempt to use the same cache set. But, there are only two cache lines in each cache set. So, every pass through the for-loop will cause a cache miss.


(Other gaming consoles have 8-way set associative cache, so there is no similar problem there.)





```
Good Use for Array-of-Structures:
     X0
     Y0
                   struct xyz
     Z0
     X1
                             float x, y, z;
     Y1
                   } Array[N];
     Z1
     X2
     Y2
     Z2
                   glBegin( GL_LINE_STRIP );
                   for( int i = 0; i < N; i++)
     Х3
     Y3
      Z3
                             glVertex3f( Array[i].x, Array[i].y, Array[i].z );
                   glEnd();
Oregon State University
Computer Graphics
                                                                              mjb – February 9, 2015
```

```
Good Use for Structure-of-Arrays:
     X0
     X1
                    float X[N], Y[N], Z[N];
     X2
                    float Dx[N], Dy[N], Dz[N];
     ХЗ
     . . .
     Y0
                    Dx[0:N] = X[0:N] - Xnow;
     Y1
                    Dy[0:N] = Y[0:N] - Ynow;
     Y2
                    Dz[0:N] = Z[0:N] - Znow;
     Y3
     Z0
     Z1
     Z2
     Z3
Oregon State University
Computer Graphics
                                                                           mjb – February 9, 2015
```




# Good Object-Oriented Programming Style can sometimes be Inconsistent with Good Cache Use:

It might be better to create a large array of xyz structures and then have the constructor method pull new ones from that list. That would keep many of the elements close together while preserving the flexibility of the linked list.

When you need more, allocate another large array and link to it.







mjb – February 9, 2015

#### **Cache Can Interact with Cores in Unexpected Ways**

Each core has its own separate L2 cache, but a write by one can possibly impact the state of the others.

Each core's L2 cache has 4 states (MESI):

- 1. Modified
- 2. Exclusive
- 3. Shared
- 4. Invalid



#### A Simplified View of How MESI Works

- Core A reads a value. Those values are brought into its cache. That cache line is now tagged Exclusive.
- Core B reads a value from the same area of memory. Those values are brought into its cache, and now both cache lines are re-tagged Shared.
- If Core B writes into that value. Its cache line is re-tagged Modified and Core A's cache line is re-tagged Invalid.

	Step	Cache Line A	Cache Line B	
	<b>1</b>	Exclusive		
	<b>2</b> 2	Shared	Shared	
_	<b>→</b> 3	Invalid	Modified	
	<del>7</del> 4	Shared	Shared	

4. Core A tries to read a value from that same part of memory. But its cache line is tagged **Invalid**. So, Core B's cache line is forced back to memory and then Core A's cache line is reloaded from memory. Both cache lines are now tagged **Shared**.

This is a huge performance hit, and is referred to as False Sharing

Note that False Sharing doesn't cause incorrect results - just a performance hit.

Oregon State University
Computer Graphics

