



COA Lab Assignment

Assignment:

C-RISC Architecture for a set of defined instructions.

Prepared by:

Methuku Preetham

(16CS01045)

mp19@iitbbs.ac.in

Rahul Kumar

(16CS01010)

rk36@iitbbs.ac.in

Instruction set

Here we present instruction set for our C-RISC Architecture.

Instruction name	Opcode	Instruction Length	meaning
ADD R_i R_j	0000	1	$[R_i] = [R_j] + [R_i]$
SUB R_i R_j	0001	1	$[R_i] = [R_j] - [R_i]$
MUL R_i R_j	0010	1	$[R_i] = [R_j] * [R_i]$
AND R_i R_j	0011	1	$[R_i] = [R_j] \& [R_i]$
OR R_i R_j	0100	1	$[R_i] = [R_j] \mid [R_i]$
XOR R_i R_j	0101	1	$[R_i] = [R_j] \oplus [R_i]$
MOV R_i R_j	0110	1	$[R_i] = [R_j]$
HLT	0111	1	STOP EXECUTION
LOAD R_i M	1000	2	$[R_i] = [[PC] + 1]$
STORE M R_i	1001	2	$[[PC] + 1] = [R_i]$
JUMP	1010	2	$[PC] = [[PC] + 1]$

$[X]$ = Contents of X (PC, Register, Memory)

Design overview

The design is made with the following considerations:

1. Each instruction takes 4 clock cycles
2. ADD, SUB, MUL, XOR, AND, OR, HLT and MOV are 1-byte instructions
3. JUMP, LOAD and STORE are 2-byte instruction.
4. Emphasis is given towards improving speed and simplicity of the circuit

Instruction execution


Total number of instructions: 11

Stage	Action
Arithmetic (OP Ri Rj)	
1	Fetch the instruction, Decode, Incrementing PC. ($[PC] = [PC] + 1$)
2	ALU calculation. (ALU Output = $[Ri] \text{ op } [Rj]$)
3	Latching the ALU output. ($[Temp] = \text{ALU Output}$)
4	Restoring the output to destination register. ($[Ri] = [Temp]$)
MOV Ri Rj	
1	Fetch the instruction, Decode, Incrementing PC. ($[PC] = [PC] + 1$)
2	No Action
3	No Action
4	Restoring the value of Rj to Ri.


LOAD Ri M	
1	Fetch the instruction, Decode, Incrementing PC. ($[PC] = [PC] + 1$)
2	Fetch the memory address to MAR, Incrementing PC. ($[PC] = [PC] + 1$)
3	Fetch the data from memory address in MAR to MDR.
4	Restoring the value of MDR to Ri.
STORE M Ri	
1	Fetch the instruction, Decode, Incrementing PC. ($[PC] = [PC] + 1$)
2	Fetch the memory address to MAR, Incrementing PC. ($[PC] = [PC] + 1$)
3	Restoring the value of Ri to memory address in MAR.
4	No Action
HLT	
1	Fetch the instruction, Decode, Freezing PC ($[PC] = [PC] + 0$)
2	No Action
3	No Action
4	No Action
JUMP M	
1	Fetch the instruction, Decode, Incrementing PC. ($[PC] = [PC] + 1$)
2	Fetch the memory address to MAR, Incrementing PC. ($[PC] = [PC] + 1$)
3	Update the contents of PC. ($[PC] = [MAR]$)
4	No Action

Circuit diagrams


1. Main Circuit




2. Signals

















3. Register File





4. Step Counter



5. ALU



6. ADD



7. Decode

