

#### **Assignment:**

C-RISC Architecture for a set of defined instructions.

#### **Prepared by:**

Methuku Preetham (16CS01045) mp19@iitbbs.ac.in

Rahul Kumar (16CS01010) rk36@iitbbs.ac.in

# Instruction set

Here we present instruction set for our C-RISC Architecture.

Instruction name	Opcode	Instruction Length	meaning
ADD Ri Ri	0000	1	$[R_1] = [R_2] + [R_1]$
SUB Ri Ri	0001	1	$[R_1] = [R_2] - [R_1]$
MUL Ri Ri	0010	1	$[R_1] = [R_J] * [R_1]$
AND R <sub>1</sub> R <sub>2</sub>	0011	1	$[R_1] = [R_J] \& [R_I]$
OR Rı Rı	0100	1	$[R_1] = [R_2] \mid [R_1]$
XOR Ri Ri	0101	1	$[R_1] = [R_2] \oplus [R_1]$
MOV Ri Ri	0110	1	$[R_1] = [R_2]$
HLT	0111	1	STOP EXECUTION
LOAD R <sub>I</sub> M	1000	2	[R <sub>1</sub> ] = [ [ [PC] +1 ] ]
STORE M R <sub>I</sub>	1001	2	[[[PC]+1]]=[R <sub>1</sub> ]
JUMP	1010	2	[PC] = [ [PC] +1]

[X] = Contents of X (PC, Register, Memory)



The design is made with the following considerations:

- 1. Each instruction takes 4 clock cycles
- 2. ADD, SUB, MUL, XOR, AND, OR, HLT and MOV are 1-byte instructions
- 3. JUMP, LOAD and STORE are 2-byte instruction.
- 4. Emphasis is given towards improving speed and simplicity of the circuit

#### Instruction execution


#### **Total number of instructions: 11**


Stage	Action	
Arithmetic (OP Ri Rj)		
1	Fetch the instruction, Decode, Incrementing PC. ([PC]= [PC]+1)	
2	ALU calculation. (ALU Output = [Ri] op [Rj])	
3	Latching the ALU output. ([Temp] = ALU Output)	
4	Restoring the output to destination register. ([Ri] = [Temp])	
MOV Ri Rj		
1	Fetch the instruction, Decode, Incrementing PC. ([PC]= [PC]+1)	
2	No Action	
3	No Action	
4	Restoring the value of Rj to Ri.	


LOAD RI M		
1	Fetch the instruction, Decode, Incrementing PC. ([PC]= [PC]+1)	
2	Fetch the memory address to MAR, Incrementing PC. ([PC]= [PC]+1)	
3	Fetch the data from memory address in MAR to MDR.	
4	Restoring the value of MDR to Ri.	
STORE M Ri		
1	Fetch the instruction, Decode, Incrementing PC. ([PC]= [PC]+1)	
2	Fetch the memory address to MAR, Incrementing PC. ([PC]= [PC]+1)	
3	Restoring the value of Ri to memory address in MAR.	
4	No Action	
ніт		
1	Fetch the instruction, Decode, Freezing PC ([PC] = [PC]+0)	
2	No Action	
3	No Action	
4	No Action	
JUMP M		
1	Fetch the instruction, Decode, Incrementing PC. ([PC]= [PC]+1)	
2	Fetch the memory address to MAR, Incrementing PC. ([PC]= [PC]+1)	
3	Update the contents of PC. ([PC] = [MAR])	
4	No Action	


# **Circuit diagrams**


#### 1. Main Circuit























# 2. Signals




## 3. Register File









### 4. Step Counter



# 5. ALU



## 6. ADD





### 7. Decode

