X5 LAB - 19/11/2020

Does the 7-segment display correctly show the values of the switches as a hexadecimal number?

Yes it does

```
2.1
    22 pmodule sevenseg(output logic [6:0] data,
     23
                                                                                input logic [3:0] address);
    2.4
    25 always_comb
                         unique casez (address)
    26 ₽
                                 4'b00000 : data = 7'b10000000;
    27
                                 4'b0001 : data = 7'b1111001;
    28
    29
                                 4'b0010 : data = 7'b0100100;
                                 4'b0011 : data = 7'b0110000;
    30
                                4'b0100 : data = 7'b0011001;
     31
                                 4'b0101 : data = 7'b0010010;
    33
                                4'b0110 : data = 7'b0000010;
                                4'b0111 : data = 7'b1111000;
    34
                                4'b1000 : data = 7'b00000000;
     35
                                4'b1001 : data = 7'b0010000;
     36
     37
                                4'b1010 : data = 7'b0001000;
                                4'b1011 : data = 7'b00000011;
     39
                                 4'b1100 : data = 7'b0100110;
    40
                                 4'b1101 : data = 7'b0100001;
                                 4'b1110 : data = 7'b0000110;
    41
    42
                                  4'b1111 : data = 7'b0001110;
    43
                                  default: data = 7'b1111111;
    44
                          endcase
                  endmodule
    45
    46
set_global_assignment -name FAMILY "Cyclone V"

1 set_global_assignment -name DEVICE SCSEMASF31C6

2 set_global_assignment -name DEVICE SCSEMASF31C6

3 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2

4 set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:57:28 NOVEMBER 19, 2020"

4 set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:57:28 NOVEMBER 19, 2020"

4 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files

4 set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0

5 set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0

5 set_global_assignment -name PARTITION_NETLIST_TYPE_SOURCE -section_id_Top

5 set_global_assignment -name PARTITION_FITTER PRESERVATION_LEVEL_PLACEMENT_AND_ROUTING -section_id_Top

5 set_global_assignment -name PARTITION_FITTER PRESERVATION_LEVEL_PLACEMENT_AND_ROUTING -section_id_Top

5 set_location_assignment PIN_AB12 -to address[0]

5 set_location_assignment PIN_AF10 -to address[2]

5 set_location_assignment PIN_AF20 -to address[3]

5 set_location_assignment PIN_AE26 -to data[0]

5 set_location_assignment PIN_AE26 -to data[1]

6 set_location_assignment PIN_AE26 -to data[2]

6 set_location_assignment PIN_AE28 -to data[2]

6 set_location_assignment PIN_AE28 -to data[2]

6 set_location_assignment PIN_AE28 -to data[3]

6 set_location_assignment PIN_AE28 -to data[4]

6 set_location_assignment PIN_AE28 -to data[4]

6 set_location_assignment PIN_AE28 -to data[6]

6 set_location_assignment PIN_AE28 -to data[6]

6 set_global_assignment -name PARTITION_HIERRRCHY_root_partition_-to | -section_id_Top_

6 set_global_assignment -name PARTITION_HIERRRCHY_root_partition_-to | -section_id_Top_


6 set_global_assignment -name PARTITION_HIERRRCHY_root_partition_-to | -section_id_Top_

6 set_global_assignment_-name_PARTITION_HIERRRCHY_root_partition_-to | -section_id_Top_


6 set_global_assignment_-name_PARTITION_HIERRRCHY_root_partition_-to | -section_id_Top_


6 set_global_assignment_-name_PARTITION_HIERRRCHY_root_partition_-to | -section_id_Top_

6 set_global_assignment_
```
























```
module test twodigits;
   logic [6:0] HEX0;
   logic [6:0] HEX1;
   logic [3:0] SW;
5
   integer i;
   //Instantiate the Unit Under Test (UUT)
8
9 ptwodigits uut (
10 .HEX0 (HEX0),
   .HEX1(HEX1),
.SW(SW)
13 <sup>L</sup>);
14
   //Apply inputs
16 pinitial begin
17 for (i=0;i<16;i=i+1) //run loop for 0 to 15.
18 | begin SW = i;
19 #10;//wait for 10ns
   end
   end
23 endmodule
```

```
40 set_global_assignment -name FAMILY "Cyclone V"
41 set_global_assignment -name DEVICE 5CSEMA5F3IC6
42 set_global_assignment -name DEVICE FIRTITY twodigits
43 set_global_assignment -name ORIGINAL_QUARTUS VERSION 16.1.2
44 set_global_assignment -name PAMILY "Cyclone V"
45 set_global_assignment -name PAMILY "Cyclone V"
46 set_global_assignment -name PAMILY VERSION "16.1.2 Standard Edition"
47 set_global_assignment -name SYSTEMVERILOG FILE twodigits.sv
48 set_global_assignment -name PAMILY TOTE TILE twodigits.sv
49 set_global_assignment -name MIN_CORE_JUNCTION TEMP 0
50 set_global_assignment -name MIN_CORE_JUNCTION TEMP 85
50 set_global_assignment -name PARTITION NETLIST TYPE SOURCE -section_id Top
51 set_global_assignment -name PARTITION NETLIST TYPE SOURCE -section_id Top
52 set_global_assignment -name PARTITION COLOR 16764057 -section_id Top
53 set_global_assignment PIN_AE28 -to HEXD[0]
55 set_location_assignment PIN_AE27 -to HEXD[1]
56 set_location_assignment PIN_AE28 -to HEXD[1]
57 set_location_assignment PIN_AE28 -to HEXD[1]
58 set_location_assignment PIN_AE28 -to HEXD[1]
69 set_location_assignment PIN_AE28 -to HEXD[1]
60 set_location_assignment PIN_AE28 -to HEXD[1]
61 set_location_assignment PIN_AE28 -to HEXD[1]
62 set_location_assignment PIN_AE29 -to HEXI[0]
63 set_location_assignment PIN_AE29 -to HEXI[0]
65 set_location_assignment PIN_AE29 -to HEXI[1]
66 set_location_assignment PIN_AE29 -to HEXI[1]
67 set_location_assignment PIN_AE29 -to HEXI[1]
68 set_location_assignment PIN_AE29 -to HEXI[1]
69 set_location_assignment PIN_AE29 -to HEXI[1]
60 set_location_assignment PIN_AE29 -to HEXI[1]
61 set_location_assignment PIN_AE29 -to H
```

```
//Display on 7 segment
 2 module sevenseg (output logic [6:0] seg, input logic [3:0] value);
4 always comb
5 punique casez (value)
    |4'b00000 : seg = 7'b10000000;
7 4'b0001 : seg = 7'b1111001;
8 4'b0010 : seg = 7'b0100100;
9 4'b0011 : seg = 7'b0110000;
10 4'b0100 : seg = 7'b0011001;
11 | 4'b0101 : seg = 7'b0010010;
12 | 4'b0110 : seg = 7'b1000010;
13 | 4'b0111 : seg = 7'b1111000;
14 | 4'b1000 : seg = 7'b00000000;
15 | 4'b1001 : seg = 7'b0010000;
16 default : seg = 7'b1111111;
endcase
18 endmodule
20 //Divide the input with 10
21 module twodigits (input logic [3:0] SW,
22 output logic [6:0] HEXO,
output logic [6:0] HEX1);
24 reg [3:0] tensbcd;
25 reg [3:0] onesbcd;
sevenseg s0 (.seg(HEX0), .value(onesbcd));
sevenseg s1 (.seg(HEX1), .value(tensbcd));
29 always@ (SW)
30 pbegin
31 onesbcd = SW \% 10;
32 tensbcd = SW / 10;
33 end
34 endmodule
```



The number shows as expected.

 $\boldsymbol{Q}\!\!:\!$ Quartus issues a warning that certain output pins are stuck at VCC or GND. Why is this?

<u>3.3</u>

```
// simple counter for X5
 1
  module counter (
 2
    input logic clk, reset,
 3
   output logic [3:0] value);
 4
 5
    always ff @(negedge clk, negedge reset)
 6
 7
      if (~reset)
        value <= 0;</pre>
 8
 9
      else
        value <= value + 1;</pre>
10
11
    endmodule
12
```