


X5 LAB – 19/11/2020


Does the 7-segment display correctly show the values of the switches as a hexadecimal number?


Yes it does


```
21
22 module sevenseg(output logic [6:0] data,
23                 input logic [3:0] address);
24
25 always_comb
26 unique casez (address)
27     4'b0000 : data = 7'b1000000;
28     4'b0001 : data = 7'b1111001;
29     4'b0010 : data = 7'b0100100;
30     4'b0011 : data = 7'b0110000;
31     4'b0100 : data = 7'b0011001;
32     4'b0101 : data = 7'b0010010;
33     4'b0110 : data = 7'b0000010;
34     4'b0111 : data = 7'b1111000;
35     4'b1000 : data = 7'b0000000;
36     4'b1001 : data = 7'b0010000;
37     4'b1010 : data = 7'b0001000;
38     4'b1011 : data = 7'b0000011;
39     4'b1100 : data = 7'b0100110;
40     4'b1101 : data = 7'b0100001;
41     4'b1110 : data = 7'b0000110;
42     4'b1111 : data = 7'b0001110;
43     default : data = 7'b1111111;
44 endcase
45 endmodule
46
```


```
37 # ----- #
38
39
40 set_global_assignment -name FAMILY "Cyclone V"
41 set_global_assignment -name DEVICE 5CSEMA5F31C6
42 set_global_assignment -name TOP_LEVEL_ENTITY sevenseg
43 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2
44 set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:57:28 NOVEMBER 19, 2020"
45 set_global_assignment -name LAST_QUARTUS_VERSION "16.1.2 Standard Edition"
46 set_global_assignment -name SYSTEMVERILOG_FILE sevenseg.sv
47 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
48 set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
49 set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
50 set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
51 set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
52 set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
53 set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
54 set_location_assignment PIN_AB12 -to address[0]
55 set_location_assignment PIN_AC12 -to address[1]
56 set_location_assignment PIN_AF9 -to address[2]
57 set_location_assignment PIN_AF10 -to address[3]
58 set_location_assignment PIN_AE26 -to data[0]
59 set_location_assignment PIN_AE27 -to data[1]
60 set_location_assignment PIN_AE28 -to data[2]
61 set_location_assignment PIN_AG27 -to data[3]
62 set_location_assignment PIN_AF28 -to data[4]
63 set_location_assignment PIN_AG28 -to data[5]
64 set_location_assignment PIN_AH28 -to data[6]
65 set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
66 set_global_assignment -name CDF_FILE output_files/Chain1.cdf
```


























3.2

```
1 module test_twodigits;
2
3 logic [6:0] HEX0;
4 logic [6:0] HEX1;
5 logic [3:0] SW;
6 integer i;
7
8 //Instantiate the Unit Under Test (UUT)
9 twodigits uut (
10 .HEX0(HEX0),
11 .HEX1(HEX1),
12 .SW(SW)
13 );
14
15 //Apply inputs
16 initial begin
17 for (i=0;i<16;i=i+1) //run loop for 0 to 15.
18 begin SW = i;
19 #10;//wait for 10ns
20 end
21 end
22
23 endmodule
```


```
38
39
40 set_global_assignment -name FAMILY "Cyclone V"
41 set_global_assignment -name DEVICE 5CSEMA5F31C6
42 set_global_assignment -name TOP_LEVEL_ENTITY twodigits
43 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2
44 set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:29:47 NOVEMBER 19, 2020"
45 set_global_assignment -name LAST_QUARTUS_VERSION "16.1.2 Standard Edition"
46 set_global_assignment -name SYSTEMVERILOG_FILE twodigits.sv
47 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
48 set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
49 set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
50 set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
51 set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
52 set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
53 set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
54 set_location_assignment PIN_AE26 -to HEX0[0]
55 set_location_assignment PIN_AE27 -to HEX0[1]
56 set_location_assignment PIN_AE28 -to HEX0[2]
57 set_location_assignment PIN_AG27 -to HEX0[3]
58 set_location_assignment PIN_AF28 -to HEX0[4]
59 set_location_assignment PIN_AG28 -to HEX0[5]
60 set_location_assignment PIN_AH28 -to HEX0[6]
61
62 set_location_assignment PIN_AJ29 -to HEX1[0]
63 set_location_assignment PIN_AH29 -to HEX1[1]
64 set_location_assignment PIN_AH30 -to HEX1[2]
65 set_location_assignment PIN_AG30 -to HEX1[3]
66 set_location_assignment PIN_AF29 -to HEX1[4]
67 set_location_assignment PIN_AF30 -to HEX1[5]
68 set_location_assignment PIN_AD27 -to HEX1[6]
69 set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
```



```

1 //Display on 7 segment
2 module sevenseg (output logic [6:0] seg, input logic [3:0] value);
3
4 always_comb
5 unique casez (value)
6 4'b0000 : seg = 7'b1000000;
7 4'b0001 : seg = 7'b1111001;
8 4'b0010 : seg = 7'b0100100;
9 4'b0011 : seg = 7'b0110000;
10 4'b0100 : seg = 7'b0011001;
11 4'b0101 : seg = 7'b0010010;
12 4'b0110 : seg = 7'b1000010;
13 4'b0111 : seg = 7'b1111000;
14 4'b1000 : seg = 7'b0000000;
15 4'b1001 : seg = 7'b0010000;
16 default : seg = 7'b1111111;
17 endcase
18 endmodule
19
20 //Divide the input with 10
21 module twodigits (input logic [3:0] SW,
22 output logic [6:0] HEX0,
23 output logic [6:0] HEX1);
24 reg [3:0] tensbcd;
25 reg [3:0] onesbcd;
26 sevenseg s0 (.seg(HEX0), .value(onesbcd));
27 sevenseg s1 (.seg(HEX1), .value(tensbcd));
28
29 always@ (SW)
30 begin
31 onesbcd = SW % 10;
32 tensbcd = SW / 10;
33 end
34 endmodule

```



The number shows as expected.

Q: Quartus issues a warning that certain output pins are stuck at VCC or GND. Why is this?

A: This error is shown because one or more of the outputs are permanently high or low during the simulation. Usually this problem arises when testbench is not considering all outputs and some are assigned default values.

3.3

```
1 // simple counter for X5
2 module counter(
3     input logic clk, reset,
4     output logic [3:0] value);
5
6     always_ff @(negedge clk, negedge reset)
7         if (~reset)
8             value <= 0;
9         else
10            value <= value + 1;
11 endmodule
12
```