



# GowinSynthesis<sup>®</sup>

## User Guide

SUG550-1.4E, 09/14/2020

**Copyright© 2020 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.**

No part of this document may be reproduced or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

#### **Disclaimer**

GOWINSEMI®, LittleBee®, Arora, and the GOWINSEMI logos are trademarks of GOWINSEMI and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders, as described at [www.gowinsemi.com](http://www.gowinsemi.com). GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

## Revision History

Date	Version	Description
08/02/2019	1.0E	Initial version published.
12/09/2019	1.1E	"Naming Rules of Objects Before/After Synthesis" added. (Gowin Software V1.9.3 and above)
03/03/2020	1.2E	VHDL syntax design supported. (For Gowin software V1.9.5 and above)
05/29/2020	1.3E	<ul style="list-style-type: none"><li>● "Synthesis Naming Rules" modified;</li><li>● "syn_srstyle" and "syn_noprune" attribute added.</li></ul>
09/14/2020	1.4E	black_box_pad_pin attribute added.

# Contents

<b>Contents .....</b>	<b>i</b>
<b>List of Figures .....</b>	<b>iii</b>
<b>List of Tables .....</b>	<b>iv</b>
<b>1 About This Guide .....</b>	<b>1</b>
1.1 Purpose .....	1
1.2 Related Documents .....	1
1.3 Terminology and Abbreviation .....	2
1.4 Support and Feedback .....	2
<b>2 Overview .....</b>	<b>3</b>
2.1 Environment Requirement .....	3
2.2 Version .....	3
<b>3 GowinSynthesis® Usage .....</b>	<b>4</b>
3.1 Input and Output of GowinSynthesis® .....	4
3.2 Use GowinSynthesis® for Synthesis .....	4
3.3 Naming Rules of Objects Before/After Synthesis .....	4
3.3.1 Naming of the Post-synthesis Netlist File .....	4
3.3.2 Naming of the Post-synthesis Netlist Module .....	5
3.3.3 Naming of the Post-synthesis Netlist Instance .....	5
3.3.4 Naming of the Post-synthesis Netlist Wiring .....	5
<b>4 HDL Code Support .....</b>	<b>6</b>
4.1 Register HDL Code Support .....	6
4.1.1 An Introduction to Register Features .....	6
4.1.2 Constraints Related Register .....	6
4.1.3 Register Code Example .....	6
4.2 RAM HDL Code Support .....	12
4.2.1 An Introduction to RAM Inference Function .....	12
4.2.2 An Introduction to RAM Features .....	12
4.2.3 Constraints related RAM Inference .....	12
4.2.4 RAM Inference Code Example .....	12

4.3 DSP HDL Code Support .....	21
4.3.1 Basic Introduction to DSP Inference.....	21
4.3.2 Introduction to DSP Features .....	21
4.3.3 Constraints Related DSP .....	22
4.3.4 DSP Inference Code Example.....	22
4.4 Synthesis Implementation Rules for Finite State Machine .....	29
4.4.1 Synthesis Rules for Finite State Machine.....	29
4.4.2 Finite State Machine Code Example .....	29
<b>5 Synthesis Constraints Support .....</b>	<b>32</b>
5.1 syn_dspstyle .....	33
5.2 syn_ramstyle.....	34
5.3 syn_romstyle.....	36
5.4 syn_maxfan .....	37
5.5 syn_encoding.....	39
5.6 syn_insert_pad .....	40
5.7 syn_netlist_hierarchy .....	40
5.8 syn_preserve .....	41
5.9 syn_keep .....	42
5.10 syn_probe .....	43
5.11 Translate_off/Translate_on .....	45
5.12 Full_case .....	46
5.13 syn_tlvds_io/syn_elvds_io .....	46
5.14 syn_looplmit .....	48
5.15 syn_srlstyle .....	48
5.16 syn_noprune .....	50
5.17 black_box_pad_pin.....	51
<b>6 Report File.....</b>	<b>53</b>
6.1 Synthesis Message.....	53
6.2 Design Settings.....	53
6.3 Resource .....	54
6.4 Timing .....	54
6.5 Summary .....	56
<b>7 Hierarchy Resource Document .....</b>	<b>57</b>

# List of Figures

Figure 4-1 Synchronous Reset Clock Flip-flop in Example 1 .....	7
Figure 4-2 Synchronous Set Flip-flop with Clock Enable in Example 2.....	8
Figure 4-3 Asynchronous Reset Flip-flop with Clock Enable in Example 3.....	9
Figure 4-4 Latch with Reset and High Level Enable in Example 4.....	9
Figure 4-5 Synchronous Reset Clock Flip-flop and Logic Circuit in Example 5 .....	10
Figure 4-6 Common Clock Flip-flop with an Initial Value of 0 and Logic Circuit in Example 6 .....	11
Figure 4-7 Asynchronous Set Flip-flop in Example 7 .....	12
Figure 4-8 RAM Circuit Diagram in Example 1 .....	13
Figure 4-9 RAM Circuit Diagram in Example 2.....	14
Figure 4-10 RAM Circuit Diagram in Example 3.....	15
Figure 4-11 RAM Circuit Diagram in Example 4 .....	16
Figure 4-12 RAM Circuit Diagram in Example 5.....	18
Figure 4-13 RAM Circuit Diagram in Example 6.....	19
Figure 4-14 RAM Circuit Diagram in Example 7 .....	20
Figure 4-15 RAM Circuit Diagram in Example 8.....	21
Figure 4-16 DSP Circuit Diagram in Example 1 .....	23
Figure 4-17 DSP Circuit Diagram in Example 2 .....	26
Figure 4-18 DSP Circuit Diagram in Example 3 .....	27
Figure 4-19 DSP Circuit Diagram in Example 4 .....	28
Figure 4-20 DSP Circuit Diagram in Example 5 .....	29
Figure 6-1 Synthesis Message .....	53
Figure 6-2 Design Settings .....	53
Figure 6-3 Resource .....	54
Figure 6-4 Timing .....	55
Figure 6-5 Performance Summary.....	55
Figure 6-6 Detail Timing Paths Information .....	55
Figure 6-7 Connection Relation, Delay and Fanout Information .....	56
Figure 6-9 Summary .....	56
Figure 7-1 Hierarchy Module Resource .....	57

# List of Tables

Table 1-1 Abbreviations and Terminology .....	2
---	---

# 1 About This Guide

## 1.1 Purpose

It mainly describes the function and operation of GowinSynthesis® and aims to help users learn this software and improve design efficiency. The software screenshots and the supported products listed in this manual are based on Gowin Software 1.9.3Beta (V1.9.5 supports VHDL). As the software is subject to change without notice, some information may not remain relevant and may need to be adjusted according to the software that is in use.

## 1.2 Related Documents

The user guides are available on the GOWINSEMI Website. You can find the related documents at [www.gowinsemi.com/en/support/database/](http://www.gowinsemi.com/en/support/database/)

- [DS100](#), GW1N series of FPGA Products Data Sheet
- [DS117](#), GW1NR series of FPGA Products Data Sheet
- [DS821](#), GW1NS series of FPGA Products Data Sheet
- [DS102](#), GW2A series of FPGA Products Data Sheet
- [DS226](#), GW2AR series of FPGA Products Data Sheet
- [DS841](#), GW1NZ series of FPGA Products Data Sheet
- [DS861](#), GW1NSR series of FPGA Products Data Sheet
- [DS871](#), GW1NSE series of SecureFPGA products Data Sheet
- [DS881](#), GW1NSER series of SecureFPGA products Data Sheet
- [DS891](#), GW1NRF series of Bluetooth FPGA products Data Sheet



## 1.3 Terminology and Abbreviation

Table 1-1 shows the abbreviations and terminology that are used in this guide.

**Table 1-1 Abbreviations and Terminology**

Terminology and Abbreviation	Meaning
FPGA	Field Programmable Gate Array
SSRAM	Shadow SRAM
B-SRAM	Block Static Random Access Memory
DSP	Digital Signal Processing
FSM	Finite State Machine
GSC	Gowin Synthesis Constraint

## 1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly by the following ways.

Website: [www.gowinsemi.com](http://www.gowinsemi.com)

E-mail: [support@gowinsemi.com](mailto:support@gowinsemi.com)

# 2 Overview

It is the user guide of Gowin RTL design synthesis tool GowinSynthesis®.

GowinSynthesis® is a synthesis tool independently developed by Gowin. With project files input, it supports the synthesis of FSM, Register, Add/Sub and Gowin device primitive RAM/DSP. The synthesis supports common attribute constraints to meet the requirements in different applications. GowinSynthesis® is generated based on a synthesized netlist of Gowin device primitive library, which can be used as the input file of the Gowin place & route tool.

## 2.1 Environment Requirement

Windows: Win7/10 (64bit/32bit)

Linux: CentOS6.8/7/7.3, Ubuntu (64bit/32bit)

## 2.2 Version

This user guide is based on V1.9.3Beta and above.

# 3 GowinSynthesis® Usage

## 3.1 Input and Output of GowinSynthesis®

GowinSynthesis® reads user's RTL file in the format of project file (.prj), and the project file is automatically generated by Gowin Software. In addition to the specified user RTL file, GowinSynthesis® project file also specifies the synthesis device, the user constraints file, including attribute constraints file, timing constraints file, netlists file. vg after synthesis, and part of synthesis options, such as top module, file include paths, etc.

## 3.2 Use GowinSynthesis® for Synthesis

Right-click "Synthesize" in the Process view of Gowin Software, select "Configuration > GowinSynthesis", then GowinSynthesis® tool can be used. The Configurations page can also specify "top module", set "include path", and select supported language versions, and the configurations will be written to the project file.

Double-click "Synthesize" in Process view of Gowin Software to perform synthesis, and the "Output" view will output the synthesis information. The synthesis report and gate level netlist file will be generated after synthesis. Double-click the "Synthesis Report" and "Netlist File" in the Process view to check the specific contents.

For the further detailed operation, please see [SUG100](#), Gowin Software User Guide > 5.4.3 Synthesis.

## 3.3 Naming Rules of Objects Before/After Synthesis

For user verification and debugging, the "GowinSynthesis®" synthesis tool will reserve the original user RTL design info. in maximum, such as the module info., Instance name, the user-defined wire/reg name in user designs, etc. For the objects that must be optimized/converted and regenerated, the name will be created according to the user-defined wiring name and some derivative rules. The rules are described in the sections below.

### 3.3.1 Naming of the Post-synthesis Netlist File

The post-synthesis netlist file name depends on the specified output netlist file name in project file (\*.prj);

If the post-synthesis netlist file name is not specified in project file, the name is created as the same as the project file with a .vg suffix.

### 3.3.2 Naming of the Post-synthesis Netlist Module

The post-synthesis netlist module name is consistent with RTL design name; Modules that are instantiated multiple times are distinguished by the suffix “\_idx”, and the module's instantiation name is consistent with the RTL design.

### 3.3.3 Naming of the Post-synthesis Netlist Instance

If the Instance in user RTL design is not optimized in the process of synthesis, the Instance name stays the same in the post-synthesis netlist;

For the Instance generated in the process of synthesis, the Instance name comes from the the external output signal name of the function design module in the original user RTL; If the function design module has multiple output signal, the Instance name depends on the first output signal name;

For the Instance generated by synthesis tool in the process of synthesis, the Instance name contains the name described in Step 2, followed by a suffix based on type. The “buf” types are suffixed with “\_ibuf”, “\_obuf”, “\_iobuf”; and for others with “\_s”, the number after s is the number of times the name is referenced by the node.

When flatten is specified to output, if the the original submodule Instance name needs hierarchy, “/” can be used as hierarchical separator.

### 3.3.4 Naming of the Post-synthesis Netlist Wiring

For the user-defined wire/reg signal in RTL design, if the signal is not optimized in the process of synthesis, the related module name of the post-synthesis netlist stays the same;

In the process of synthesis using GowinSynthesis®, some whole functional design modules in some RTL designs will be replaced or optimized. After synthesis, the output signal name of these functional design modules in netlist will be kept. For the internal signal of these modules, the name will be derived from the name of the output signal. The related digital suffix (\_idx) will be added on the basis of the original signal name;

When the multi-bit signal name (the bus format) is used as the derived signal name and other signal names or Instance name is derived, the bus bit in the singal name will be kept in the form of “\_idx”;

When flatten is specified to output, “\_” can be used as hierarchical separator.

# 4 HDL Code Support

## 4.1 Register HDL Code Support

### 4.1.1 An Introduction to Register Features

The Gowin registers contain flip-flops and latches.

#### Flip-flop

Gowin flip-flops are all D flip-flops. There are two types of reset/set: Synchronous and asynchronous. Synchronous reset/set means that only when the posedge or negedge of CLK arrives, and reset/set is at high level, can the reset/set be completed; Asynchronous reset/set means the level change from low to high of reset and set signal will lead to the output change immediately, but not controlled by CLK.

#### Latch

Gowin latch trigger includes high level trigger and low level trigger. High level trigger is when the control signal is high, the latch allows the data signal to pass through; Low level trigger is when the control signal is low, latch allows the data signal to pass through.

### 4.1.2 Constraints Related Register

Users can constrain register by the preserve attribute. When this constraint exists, except the registers that are suspended will be deleted, all the other registers will be preserved in the synthesis results. Please see [5.8](#) section for details.

### 4.1.3 Register Code Example

The initial value of Gowin synchronous reset clock flip-flop can only be set to 0; The initial value of synchronous set clock flip-flop can only be set to 1. When the user sets the initial value of the synchronous clock flip-flop in the RTL is different from the initial value of Gowin synchronous clock, the synthesis tool will convert the type of synchronous clock flip-flop based on the initial value in the RTL. Asynchronous clock flip-flop do not be handled. Specific conversion strategies are:

RTL is designed as synchronous reset clock flip-flop. When the initial value is set to 1, the synthesis tool will replace it with synchronous set clock

flip-flop. Add related logic to the original synchronous reset signal to realize synchronous set function.

RTL is designed as synchronous set clock flip-flop. When the initial value is set to 0, the synthesis tool will replace it with normal flip-flop. Add related logic to the original synchronous set signal as the input of the flip-flop data end.

### Not specify the Initial Value of Flip-flop


The only difference between CLK posedge flip-flop and CLK negedge flip-flop is that CLK triggers in different ways, so the following list is only the examples of CLK rising edge flip-flop.

Example 1 can be synthesized as synchronous reset clock flip-flop

```
module top (q, d, clk, reset);
  input d;
  input clk;
  input reset;
  output q;
  reg q_reg;
  always @(posedge clk)begin
    if(reset)
      q_reg<=1'b0;
    else
      q_reg<=d;
  end
  assign q = q_reg;
endmodule
```

Synchronous reset clock flip-flop is as shown in Figure 4-1:

Figure 4-1 Synchronous Reset Clock Flip-flop in Example 1



Example 2 can be synthesized as synchronous set flip-flop with clock enable

```
module top (q, d, clk, ce, set);
```


```

input d;
input clk;
input ce;
input set;
output q;
reg q_reg;
always @(posedge clk)begin
    if(set)
        q_reg<=1'b1;
    else if(ce)
        q_reg<=d;
end
assign q = q_reg;
endmodule

```

Synchronous set flip-flop with clock enable is as shown in Figure 4-2:

**Figure 4-2 Synchronous Set Flip-flop with Clock Enable in Example 2**



Example 3 can be synthesized as asynchronous reset flip-flop with clock enable

```

module top (q, d, clk, ce, clear);
input d;
input clk;
input ce;
input clear;
output q;
reg q_reg;
always @(posedge clk or posedge clear)begin
    if(clear)
        q_reg<=1'b0;
    else if(ce)

```


```

        q_reg<=d;
    end
    assign q = q_reg;
endmodule

```

Asynchronous reset flip-flop with clock enable is as shown in Figure 4-3:

**Figure 4-3 Asynchronous Reset Flip-flop with Clock Enable in Example 3**



Example 4 can be synthesized as latch with reset and high level enable


```

module top(d,g,clear,q,ce);
    input d,g,clear,ce;
    output q;
    reg q_reg;
    always @(g or d or clear or ce) begin
        if(clear)
            q_reg = 0;
        else if(g && ce)
            q_reg = d;
    end
    assign q = q_reg;
endmodule

```

The latch with reset and high level enable is shown as in Figure 4-4:

**Figure 4-4 Latch with Reset and High Level Enable in Example 4**





### Specify the Initial Value of Flip-flop

Example 5 is synchronous reset clock flip-flop with an initial value of 0. Set an initial value of 1 in RTL, which will be synthesized as synchronous set clock flip-flop with an initial value of 1 and a logic circuit for synchronous reset.


```

module top (q, d, clk, reset);
  input d;
  input clk;
  input reset;
  output q;
  reg q_reg = 1'b1;
  always @(posedge clk)begin
    if(reset)
      q_reg<=1'b0;
    else
      q_reg<=d;
  end
  assign q = q_reg;
endmodule

```

Synchronous reset clock flip-flop above is as shown in Figure 4-5:

**Figure 4-5 Synchronous Reset Clock Flip-flop and Logic Circuit in Example 5**



Example 6 is synchronous set clock flip-flop with an initial value of 1. Set an initial value of 0 in RTL, which will be synthesized as common clock flip-flop with an initial value of 0 and a logic circuit for synchronous set.

```

module top (q, d, clk, set);
  input d;
  input clk;
  input set;
  output q;
  reg q_reg = 1'b0;

```


```

always @(posedge clk)begin
    if(set)
        q_reg<=1'b1;
    else
        q_reg<=d;
    end
assign q = q_reg;
endmodule

```

The common clock flip-flop with the initial value of 0 and logic circuit are shown in Figure 4-6:

**Figure 4-6 Common Clock Flip-flop with an Initial Value of 0 and Logic Circuit in Example 6**



Example 7 is an asynchronous set flip-flop with an initial value of 1.


```

module top (q, d, clk, ce, preset);
input d;
input clk;
input ce;
input preset;
output q;
reg q_reg = 1'b1;
always @(posedge clk or posedge preset)begin
    if(preset)
        q_reg<=1'b1;
    else if(ce)
        q_reg<=d;
    end
assign q = q_reg;
endmodule

```

Asynchronous set flip-flop above is as shown in Figure 4-7:

Figure 4-7 Asynchronous Set Flip-flop in Example 7



## 4.2 RAM HDL Code Support

### 4.2.1 An Introduction to RAM Inference Function

RAM inference is one step in RTL synthesis to infer block memory primitives (BSRAM and SSRAM) in FPGA to implement memory functions in user design so that users can write device-independent RTL and still take advantage of embedded block ram functionality in FPGA. For RTL memory blocks, GowinSynthesis® will infer the RTL description that meets the corresponding conditions to corresponding RAM module according to RTL description.

If the design needs to implement by B-SRAM, the following principles need to be met:

1. All output registers have the same control signal;
2. RAM must be synchronous memory and can not connect to asynchronous control signal. The synthesis tool does not support asynchronous RAM;
3. It needs to connect registers at read address or output port.

### 4.2.2 An Introduction to RAM Features

#### B-SRAM

There are four configuration modes for B-SRAM: single-port, dual-port, semi-dual-port and read-only. Read mode includes pipeline and bypass. Write mode includes normal, write-through and read-before-write.

#### SSRAM

There are three configuration modes: Single-port, semi-dual-port and read-only. SSRAM does not support dual-port mode.

### 4.2.3 Constraints related RAM Inference

Syn\_ramstyle specifies how memory is inferred, and syn\_romstyle specifies how read-only memory is implemented.

If the design needs to generate SSRAM or B-SRAM, please use ram\_style or rom\_style constraint statement.

How to use constraint syntax, please see [5.2](#) and [5.3](#) section.

### 4.2.4 RAM Inference Code Example

According to the different features of RAM, examples are as follows:

Example1 is a memory with one write port, one read port and the same read and write address, which can be synthesized to a single port B-SRAM in normal mode.


```

module normal(data_out, data_in, addr, clk, ce, wre, rst);
    output [7:0]data_out;
    input [7:0]data_in;
    input [7:0]addr;
    input clk, wre, ce, rst;
    reg [7:0] mem [127:0];
    reg [7:0] data_out;
    always @(posedge clk or posedge rst)
    if(rst)
        data_out <= 0;
    else
        if(ce & !wre)
            data_out <= mem[addr];
    always @(posedge clk)
        if (ce & wre)
            mem[addr] <= data_in;
endmodule

```

The above single-port B-SRAM circuit diagram is shown in Figure 4-8.

Figure 4-8 RAM Circuit Diagram in Example 1



Example 2 is a memory with one write port, one read port and the same read and write address. When wre is 1, input data can be transferred directly to output, which can be synthesized to single-port B-SRAM in normal mode.

```

module wt11(data_out, data_in, addr, clk, wre, rst);
    output [31:0]data_out;
    input [31:0]data_in;

```


```

input [6:0]addr;
input clk,wre,rst;
reg [31:0] mem [127:0];
reg [31:0] data_out;
always @(posedge clk or posedge rst)
  if(rst ==1)
    data_out <= 0;
  else
    if(wre == 1)
      data_out <= data_in;
    else
      data_out <= mem[addr];
always @(posedge clk)
  if (wre) mem[addr] <= data_in;
endmodule

```

The above single-port B-SRAM circuit diagram is shown in Figure 4-9.

Figure 4-9 RAM Circuit Diagram in Example 2



Example 3 is a memory with one write port, one read port and the same read and write address. When wre is 1, input data is written to memory, which can be synthesized to single-port B-SRAM in read-before-write mode.

```

module wt11_2(data_out, data_in, addr, clk, wre,rst);
output [31:0]data_out;
input [31:0]data_in;
input [6:0]addr;
input clk,wre,rst;
reg [31:0] mem [127:0];

```


```

reg [31:0] data_out;
always @(posedge clk)
    if (!wre)
        data_out <= mem[addr];
    else
        data_out <= data_in;
always @(posedge clk)
    if (!wre) mem[addr] <= data_in;
endmodule

```

The above single-port B-SRAM circuit diagram is shown in Figure 4-10.

Figure 4-10 RAM Circuit Diagram in Example 3



Example 4 is a memory with two write ports and one read port. One of the two write ports has a WRE signal and the other does not. The read port has register for absorbing asynchronous set. This example can be synthesized to asynchronous set dual-port B-SRAM with A port in read-before-write mode and B port in normal mode.

```

module read_first_01(data_outa, data_ina, addra, clka, rsta, cea,
wrea, ocea, data_outb, data_inb, addrb, clkb, rstb, ceb, wreb, oceb);
    output [17:0] data_outa, data_outb;
    input [17:0] data_ina, data_inb;
    input [6:0] addra, addrb;
    input clka, rsta, cea, wrea, ocea;
    input clkb, rstb, ceb, wreb, oceb;
    reg [17:0] mem [127:0];
    reg [17:0] data_outa, data_outb;
    reg [17:0] data_out_rega, data_out_regb;
    always @(posedge clkb or posedge rstb)

```


```

if(rstb == 1)
    data_out_regb <= 0;
else begin
    if(ceb)
        data_out_regb <= mem[addrb];
    end
always @(posedge clkb or posedge rstb)
if(rstb == 1)
    data_outb <= 0;
else if (oceb)
    data_outb <= data_out_regb;
always @(posedge clkb)
if (ceb & wreb) mem[addrb] <= data_inb;
always @(posedge clka)
if (cea & wrea) mem[addra] <= data_ina;
endmodule

```

The above dual-port B-SRAM circuit diagram is shown in Figure 4-11.

**Figure 4-11 RAM Circuit Diagram in Example 4**



Example 5 is a memory with two write ports and one read port. One of the two write ports has a WRE signal and the other does not. The read port has register for absorbing asynchronous set. This example can be synthesized to asynchronous set dual-port B-SRAM with A port in normal mode and B port in read-before-write mode or in pipeline mode.

```

module read_first_02_1(data_outa, data_ina, addra, clka, rstb, cea,

```


```

wrea,ocea,data_outb, data_inb, addrb, clk b, rstb,ceb, wreb,oceb);
    output [17:0]data_outa,data_outb;
    input [17:0]data_ina,data_inb;
    input [6:0]addra,addrb;
    input clka, rsta,cea, wrea,ocea;
    input clk b, rstb,ceb, wreb,oceb;
    reg [17:0] mem [127:0];
    reg [17:0] data_outa,data_outb;
    reg [17:0] data_out_rega,data_out_regb;
    always @(posedge clk b)
    if (ceb & wreb) mem[addrb] <= data_inb;
    always @(posedge clka or posedg e rsta)
    if(rsta == 1)
        data_out_rega <= 0;
    else begin
        data_out_rega <= mem[addra];
    end
    always @(posedge clka or posedg e rsta)
    if(rsta == 1)
        data_outa <= 0;
    else if (ocea)
        data_outa <= data_out_rega;
    always @(posedge clka)
    if (cea & wrea) mem[addra] <= data_ina;
endmodule

```

The above dual-port B-SRAM circuit diagram is shown in Figure 4-12.



**Figure 4-12 RAM Circuit Diagram in Example 5**

Example 6 is a memory with one read port and one write port and different read and write addresses, which can be synthesized to semi-dual-port B-SRAM in normal mode or in bypass mode.

```
module read_first_wp_pre_1(data_out, data_in, waddr, raddr, clk,
rst, ce, wre);
```

```
output [10:0]data_out;
```

```
input [10:0]data_in;
```

```
input [6:0]raddr,waddr;
```

```
input clk, rst, ce, wre;
```

```
reg [10:0] mem [127:0];
```

```
reg [10:0] data_out;
```

```
always@(posedge clk)
```

```
if(ce | wre)
```

```
    data_out <= mem[raddr];
```

```
always @(posedge clk)
```


```
if (rst)
```

```
    mem[waddr] <= data_in;
```

```
else if (ce | !wre) mem[waddr] <= data_in;
```

```
endmodule
```

The above semi-dual-port B-SRAM circuit diagram is shown in Figure 4-13.

**Figure 4-13 RAM Circuit Diagram in Example 6**


Example 7 is a memory with an initial value of one read port, which can be synthesized to asynchronous set read-only memory in bypass mode.

```

module test_invce (clock,ce,wre,reset,addr,dataout) ;
input clock,ce,wre,reset;
input [5:0] addr;
output [7:0] dataout;
reg [7:0] dataout;
always @(posedge clock or posedge reset)
if(reset) begin
    dataout <= 0;
end else begin
    if (!ce&(!wre)) begin
        case (addr)
        6'b000000:  dataout <= 32'h87654321;
        6'b000001:  dataout <= 32'h18765432;
        6'b000010:  dataout <= 32'h21876543;
        .....
        6'b111110:  dataout <= 32'hdef89aba;
        6'b111111:  dataout <= 32'hef89abce;
        default:  dataout <= 32'hf89abcde;
        endcase
    end
end
endmodule

```

The above read-only memory circuit diagram is shown in Figure 4-14.

**Figure 4-14 RAM Circuit Diagram in Example 7**


Example 8 is memory with shift-register mode, which can be synthesized to simple-dual-port B-SRAM in normal mode.

```

module seqshift_bsram (clk, din, dout) ;
  parameter SRL_WIDTH = 65;
  parameter SRL_DEPTH = 4;
  input clk;
  input [SRL_WIDTH-1:0] din;
  output [SRL_WIDTH-1:0] dout;
  reg [SRL_WIDTH-1:0] regBank[SRL_DEPTH-1:0] ;
  integer i;
  always @(posedge clk) begin
    for (i=SRL_DEPTH-1; i>0; i=i-1) begin
      regBank[i] <= regBank[i-1];
    end
    regBank[0] <= din;
  end
  assign dout = regBank[SRL_DEPTH-1];
endmodule

```

The above semi-dual-port B-SRAM circuit diagram is shown in Figure 4-15.

**Figure 4-15 RAM Circuit Diagram in Example 8****Note!**

For more examples, please see [GowinSynthesis Inference Coding Template](#) at Gowinsemi official website.

## 4.3 DSP HDL Code Support

### 4.3.1 Basic Introduction to DSP Inference

DSP inference is an algorithm that infers and permutes multiplication and partial addition in user design to DSP in RTL synthesis. When designing RTL, user can either instantiate DSP or write DSP description in device-independent RTL. For the multiplication and addition module of RTL, GowinSynthesis® will permute RTL description meeting corresponding conditions with corresponding DSP module.

DSP module has features of multiplication, addition and register. GowinSynthesis® uses logic circuits to realize multiplier functions when the current device does not support DSP modules.

### 4.3.2 Introduction to DSP Features

Gowin DSP includes multiplier, multiply add accumulator and preadder. The following functions are supported:

1. Supports multiplication permutation of different sign bits input;
2. Supports synchronous or asynchronous mode;
3. Supports multiplication chain addition;
4. Supports multiplication accumulation;
5. Supports pre-add function;
6. Supports register absorption, including input register, output register,

bypass register;

### 4.3.3 Constraints Related DSP

Syn\_dspstyle is used to control the multipliers or specific objects using DSP or logic circuits.

Syn\_perserve is used to reserve registers. When register around the DSP has this property, the DSP cannot absorb this register.

How to use constraint statements, please see [5.1](#) and [5.8](#) sections.

### 4.3.4 DSP Inference Code Example

Example 1 can be synthesized to synchronous set multiplier with sign bit. The input registers are ina and inb; The output register is out\_reg, and the bypass register is pp\_reg.

```

module top(a,b,c,clock,reset,ce);
  parameter a_width = 18;
  parameter b_width = 18;
  parameter c_width = 36;
  input signed [a_width-1:0] a;
  input signed [b_width-1:0] b;
  input clock;
  input reset;
  input ce;
  output signed [c_width-1:0] c;
  reg signed [a_width-1:0] ina;
  reg signed [b_width-1:0] inb;
  reg signed [c_width-1:0] pp_reg;
  reg signed [c_width-1:0] out_reg;
  wire signed [c_width-1:0] mult_out;
  always @(posedge clock) begin
    if(reset)begin
      ina<=0;
      inb<=0;
    end else begin
      if(ce)begin
        ina<=a;
        inb<=b;
      end
    end
  end

```


```

end
assign mult_out=ina*inb;
always @(posedge clock) begin
    if(reset)begin
        pp_reg<=0;
    end else begin
        if(ce)begin
            pp_reg<=mult_out;
        end
    end
end
end
always @(posedge clock) begin
    if(reset)begin
        out_reg<=0;
    end else begin
        if(ce)begin
            out_reg<=pp_reg;
        end
    end
end
end
assign c=out_reg;
endmodule

```

The above multiplier circuit diagram is shown in Figure 4-16.

Figure 4-16 DSP Circuit Diagram in Example 1



Example 2 can be synthesized to the MAC in asynchronous mode, which has input registers a0\_reg, a1\_reg, b0\_reg and b1\_reg, output register s\_reg and bypass registers p0\_reg and p1\_reg.

```
module top(a0, a1, b0, b1, s, reset, clock, ce);
parameter a0_width=18;
parameter a1_width=18;
parameter b0_width=18;
parameter b1_width=18;
parameter s_width=37;
input unsigned [a0_width-1:0] a0;
input unsigned [a1_width-1:0] a1;
input unsigned [b0_width-1:0] b0;
input unsigned [b1_width-1:0] b1;
input reset, clock, ce;
output unsigned [s_width-1:0] s;
wire unsigned [s_width-1:0] p0, p1, p;
reg unsigned [a0_width-1:0] a0_reg;
reg unsigned [a1_width-1:0] a1_reg;
reg unsigned [b0_width-1:0] b0_reg;
reg unsigned [b1_width-1:0] b1_reg;
reg unsigned [s_width-1:0] p0_reg, p1_reg, s_reg;
always @(posedge clock or posedge reset)
begin
    if(reset)begin
        a0_reg <= 0;
        a1_reg <= 0;
        b0_reg <= 0;
        b1_reg <= 0;
    end else begin
        if(ce)begin
            a0_reg <= a0;
            a1_reg <= a1;
            b0_reg <= b0;
            b1_reg <= b1;
        end
    end
end
end
assign p0 = a0_reg*b0_reg;
```


```

assign p1 = a1_reg*b1_reg;
always @(posedge clock or posedge reset)
begin
    if(reset)begin
        p0_reg <= 0;
        p1_reg <= 0;
    end else begin
        if(ce)begin
            p0_reg <= p0;
            p1_reg <= p1;
        end
    end
end
assign p = p0_reg - p1_reg;
always @(posedge clock or posedge reset)
begin
    if(reset)begin
        s_reg <= 0;
    end else begin
        if(ce) begin
            s_reg <= p;
        end
    end
end
assign s = s_reg;
endmodule

```

The above multiply add accumulator circuit diagram is shown in Figure 4-17.



**Figure 4-17 DSP Circuit Diagram in Example 2**


Example 3 can be synthesized to two unsigned bit multipliers, which is chain addition relation.

```

module top(a0, a1, a2, b0, b1, b2, a3, b3, s);
  parameter a_width=18;
  parameter b_width=18;
  parameter s_width=36;
  input unsigned [a_width-1:0] a0, a1, a2, b0, b1, b2, a3, b3;
  output unsigned [s_width-1:0] s;
  assign s=a0*b0+a1*b1+a2*b2+a3*b3;
endmodule

```

The above multiply add accumulator circuit diagram is shown in Figure 4-18.

**Figure 4-18 DSP Circuit Diagram in Example 3**


Example 4 can be synthesized to a multiplier with sign-bit 0 and a preadder (MAC) with sign-bit 0. An input port of this MAC is connected to the output port b of the preadder.

```

module top(a, bX, bY, p);
  parameter a_width=36;
  parameter b_width=18;
  parameter p_width=54;
  input [a_width-1:0] a;
  input [b_width-1:0] bX, bY;
  output [p_width-1:0] p;
  wire [b_width-1:0] b;
  assign b = bX + bY;
  assign p = a*b;
endmodule

```

The above multiply add accumulator circuit diagram is shown in Figure 4-19.

**Figure 4-19 DSP Circuit Diagram in Example 4**

Example 5 can be synthesized to a MAC with an accumulator function and sign-bit 0, and the output register is s.


```

module acc(a, b, s, accload, reset, ce, clock);
  parameter a_width=36; //18 36
  parameter b_width=18; //18 36
  parameter s_width=54; //54
  input unsigned [a_width-1:0] a;
  input unsigned [b_width-1:0] b;
  input accload, reset, ce, clock;
  output unsigned [s_width-1:0] s;
  wire unsigned [s_width-1:0] s_sel;
  wire unsigned [s_width-1:0] p;
  reg [s_width-1:0] s;
  assign p = a*b ;
  assign s_sel = (accload == 1'b1) ? s : 54'h00000000;
  always @(posedge clock)
  begin
    if(reset)begin
      s <= 0;
    end else begin
      if(ce)begin
        s <= s_sel + p;
      end
    end
  end
endmodule

```

The above multiply add accumulator circuit diagram is shown in Figure 4-20.

Figure 4-20 DSP Circuit Diagram in Example 5

**Note!**

For more examples, please see [GowinSynthesis Inference Coding Template](#) at Gowinsemi official website.

## 4.4 Synthesis Implementation Rules for Finite State Machine

### 4.4.1 Synthesis Rules for Finite State Machine

The synthesis tool supports the synthesis of Finite State Machine (FSM), and the encode mode supports one-hot code, gray code, binary code, etc. The synthesis results of finite state machine is related to its the encode mode, code number, code bit width and code constraints. If not setting the code constraints, the synthesis tool automatically selects the one-hot code or gray code to realize state machine. If setting code constraints, the code method specified by the constraints should be implemented first. For the code constraints of state machine, please see [5.5](#) section.

It should be noted that if the output of the finite state machine drives the output port directly, the synthesis tool will not synthesize it as a state machine, and the code constraints of the state machine will be ignored.

### 4.4.2 Finite State Machine Code Example

The synthesis rules for finite state machine are described below.

#### One-hot Code State Machine

If the state machine adopts one-hot code for coding in RTL design, the synthesis tool will select one-hot code by default to realize the functions of the state machine with no code constraints. In the case of code constraints, the functions of the state machine are realized according to the encode mode specified by the constraints. One-hot encode mode example is as follows:

```
reg [3:0] state,next_state;
```

```

parameter state0=4'b0001,
parameter state1=4'b0010,
parameter state2=4'b0100,
parameter state3=4'b1000;

```

In the above example, RTL and synthesis tool are implemented by one-hot code.

### Gray Code State Machine

If the state machine adopts gray code for coding in the RTL design, the synthesis tool will select gray code by default to realize the functions of the state machine with no code constraints. In the case of code constraints, the functions of the state machine are realized according to the encode mode specified by the constraints. Gray code example is as follows:

```

reg [3:0] state,next_state;
parameter state0=2'b00,
parameter state1=2'b01,
parameter state2=2'b11,
parameter state3=2'b10;

```

In the above example, RTL and synthesis tool are implemented by gray code.

### Binary Code or other Codes State Machine

If the state machine adopts binary code in RTL design, which is neither one-hot code nor gray code, the synthesis tool will select the corresponding code according to the number of codes and bit width for implementation with no constraints. The selection principle is as follows: If the number of code is greater than the effective bit width of code, gray code will be used for implementation; If the number of code is less than or equal to the effective bit width of code, one-hot code will be used for implementation. In the case of code constraints, the functions of state machine are realized according to the encode mode specified by the constraints.

#### Example 1

```

reg [5:0] state,next_state;
parameter state0= 6'b000001,
parameter state1= 6'b000011,
parameter state2= 6'b000000,
parameter state3= 6'b010101;

```

In the above example, the number of code is 4, the bit width of code is 6, and the effective bit width is 5, so the number of code is less than the effective bit width of code, and the implementation is carried out by one-hot code.

### Example 2

```
reg [2:0] state,next_state;  
parameter state0=3'b001,  
parameter state1=3'b010,  
parameter state2=3'b011,  
parameter state3=3'b100;
```

In the above example, the number of code is 4, and the effective bit width of code is 3. The number of code is larger than the effective bit width of code, and the implementation is carried out by gray code.

### Example 3

```
reg [5:0] state,next_state;  
parameter state0= 1,  
parameter state1= 3,  
parameter state2= 6,  
parameter state3= 15;
```

In the above example, the number of code is 4 in decimal, and the effective bit width converted into binary is 4 bits. The number of code is equal to the effective bit width of code, and the implementation is carried out by one-hot code.

# 5 Synthesis Constraints Support

Attribute constraints is used to set various attributes of optimization selection, function implement mode, output netlist format in synthesis so that the synthesis results can better meet the design function and usage. Attribute settings can be written in constraint files or embedded in source code.

This chapter describes the syntax for constraints in RTL files and GowinSynthesis® Constraint files. Verilog files are case-sensitive, so directives and attributes must be entered exactly as described in the syntax. An attribute constraint must be written in the same line in a constraint statement and can not separate by breaks, and a semicolon must be added at the end of the statement.

## Constraints in RTL Files

Constraints in the RTL file must be added in the definition statement of the constraint object before the semicolon. If the constraint setting\_value in the statement is a string, then double quotes should be added before and after the setting\_value. If the setting\_value is a number, then no double quotes are required.

## GSC

GSC constraints can be divided into Instance constraints, Net constraints, Port constraints and global objects constraints. In order to distinguish the types, there are different syntaxes in writing. The constraint object must be enclosed by double quotation marks. Attribute name and the setting\_value need not be identified by double quotation marks or other signs, and there can be spaces before and after the equal sign. GSC constraints support notes and use "//". Syntax:

```
INS "object" attributeName=setting_value;  
NET "object" attributeName=setting_value;  
PORT "object" attributeName=setting_value;  
GLOBAL attributeName=setting_value;
```

The constraint statement begins with INS, and the object must be the name of instance. Instance includes module/entity instance and primitive instance. The name of instance does not contain parenthesis. In other

words, don't write temp[15:0] when bus, just write temp instead.

The constraint statement begins with NET, and the constraint object must be the NET name.

The constraint statement begins with PORT, and the constraint object must be the PORT name.

The constraint statement begins with GLOBAL, indicating that the attribute constraint is global.

The name of the object in the constraint must match the one in the netlist. There can be no spaces in the name. Wildcards are supported in the name of the object. Use "/" to distinguish the hierarchy of names. Add w before object to distinguish when using wildcards, such as w "object".

The setting\_value may be the value specified directly by the user, inherited from the super-structure, or the default. The priority of values is the direct value > inherited value > default value. When there are multiple inherited values, take the value closest to the specified name (lowest level). For example, query the MULT\_STYLE attribute of A/D/C/mult1 ("/" indicates the hierarchy between module names), which has direct value of DSP; Query MULT\_STYLE attribute of "A/D/C", which has no direct value, and the MULT\_STYLE attribute can be inherited, so find and inherit the attribute value logic of "A/D"; Query MULT\_STYLE of "A/D/C/mult1", which has both the inherited value and the direct value. The direct value DSP is finally taken because of the priority.

## 5.1 syn\_dspstyle

### Description

The specified multiplier is implemented by a dedicated DSP hardware module or logic circuit, which can be applied to both specific instances and the global. This attribute can be specified in GSC and RTL files.

### Syntax

GSC Constraint Syntax

```
INS "object" syn_dspstyle =setting_value;
```

```
GLOBAL syn_dspstyle =setting_value;
```

Verilog Constraint Syntax

```
Verilog object /* synthesis syn_dspstyle ="setting_value" */;
```

VHDL Constranit Syntax

```
attribute syn_dspstyle:string;
```

```
attribute syn_dspstyle of object:objectType is "setting_value";
```

object: Specify the object, which can be either a module name, a module/entity instance name, or a primitive instance name.

### Note!

- setting\_value: Multiplier implementation currently supports DSP and logic.
- Setting\_value is logic, inferring object to logic circuit;



- Setting\_value is DSP inferring object to DSP, which is the default.

### Examples

#### GSC Constraints Examples

Example 1 specifies logic to implement instance

```
INS 'temp' syn_dspstyle=logic;
```

```
INS "aa0/mult/c" syn_dspstyle=logic;
```

Example 2 specifies logic to implement global multipliers

```
GLOBAL syn_dspstyle=logic;
```

#### Verilog Constraints Example

This example specifies logic to implement all multipliers in mult module

```
module mult(...) /* synthesis syn_dspstyle = "logic" */;
```

```
.....
```

```
wire [15:0] temp;
```

```
assign temp = a*b;
```

```
.....
```

```
endmodule
```

#### VHDL Constraints Example

```
entity Mult is
```

```
port(
```

```
.....
```

```
    result : out signed(23 downto 0));
```

```
    attribute syn_dspstyle:string;
```

```
    attribute syn_dspstyle of result : signal is "logic";
```

```
end Mult;
```

```
architecture Behavior of Mult is
```

```
    signal x1 : signed(11 downto 0);
```

```
    signal y1 : signed(11 downto 0);
```

```
begin
```

```
.....
```

```
    result <= x1 * y1;
```

```
end Behavior;
```

## 5.2 syn\_ramstyle

### Description

Specify the implementation of memory, which can be applied to both specific instances and the global.

This attribute can be specified in GSC and RTL files.

### Syntax

GSC Constraints Syntax

```
INS "object" syn_ramstyle =setting_value;
```

```
GLOBAL syn_ramstyle =setting_value;
```

Verilog Constraints Syntax

```
Verilog object /* synthesis syn_ramstyle = "setting_value" */ ;
```

VHDL Constraints Syntax

```
attribute syn_ramstyle:string;
```

```
attribute syn_ramstyle of object : objectType is " setting_value";
```

object: Specify the object, which can be either a module entity name, a module entity instance name, or a primitive instance name.

### Note!

- setting\_value: The implementation of memory currently supports block\_ram,
- distributed\_ram, registers, rw\_check, no\_rw\_check.
- Setting\_value is registers, mapping inferred RAM to registers (flip-flop and logic circuit) rather than dedicated RAM resources;
- Setting\_value is block\_ram, mapping inferred RAM to dedicated memory, which uses FPGA dedicated memory resources;
- Setting\_value is distributed\_ram, mapping inferred RAM to dedicated memory (shadow memory block);
- Setting\_value is rw\_check/no\_rw\_check, and the default is rw\_check. When the read and write are in the same address, uncertain external inputs can cause simulation mismatches. The synthesis tool will insert bypass logic around the inferred RAM to avoid mismatches. If the attribute is set to no\_rw\_check, there is no read/write check and bypass logic will not be inserted around the inferred RAM.

### Examples

GSC Constraints Examples

Example 1 specifies B-SRAM to implement instance

```
INS "mem" syn_ramstyle=block_ram;
```

Example 2 specifies SSRAM to implement global memory

```
GLOBAL syn_ramstyle=distributed_ram;
```

Verilog Constraints Examples

Example 1 specifies block\_ram to implement memory in module and there are no read and write check.

```
module test (...) /* synthesis syn_ramstyle =  
"no_rw_check,block_ram" */;
```

```
.....
```

```
endmodule
```

Example 2 specifies B-SRAM to implement instance

```
module test (...);
```

```

.....
    reg [DATA_W - 1 : 0] mem [(2**ADDR_W) - 1 : 0] /* synthesis
syn_romstyle = "block_ram" */;
.....
Endmodule
VHDL Constraints Example
entity ram is
    GENERIC(bits:INTEGER:=8;
        words:INTEGER:=256);
    PORT(.....);
end ram;
ARCHITECTURE ram of ram IS
    TYPE vector_array IS ARRAY(0 TO words-1) OF
STD_LOGIC_VECTOR(bits-1 DOWNT0 0);
    SIGNAL memory:vector_array ;
        attribute syn_romstyle:string;
        attribute syn_romstyle of memory : signal is "distributed_ram";
BEGIN
.....
end ram;

```

## 5.3 syn\_romstyle

### Description

Specify the implementation of read-only memory, which can be applied to both specific objects and the global.

This attribute can be specified in GSC and RTL files.

### Syntax

GSC Constraints Syntax

INS "object" syn\_romstyle =setting\_value;

GLOBAL syn\_romstyle =setting\_value;

Verilog Constraints Syntax

Verilog object /\* synthesis syn\_romstyle = "setting\_value" \*/ ;

VHDL Constraints Syntax

attribute syn\_romstyle:string;

attribute syn\_romstyle of object : objectType is " setting\_value";

object: Specify the object, which can be either a module/entity name, a module entity instance name, or a primitive instance name.

**Note!**

setting\_value: The implementation of read-only memory currently supports block\_rom, distributed\_rom, logic.

**Examples****GSC Constraints Examples**

Example 1 specifies BSRAM to implement instance

```
INS "mem" syn_romstyle=block_rom;
```

Example 2 specifies SSRAM to implement global memory

```
GLOBAL syn_romstyle=distributed_rom;
```

**Verilog Constraints Examples**

Example 1 specifies SSRAM to implement memory in module

```
module rom16_test(...)/*synthesis syn_romstyle="distributed_rom"*/;
```

```
.....
```

```
Endmodule
```

**VHDL Constraints Example**

ENTITY rom is

```
.....
```

```
end rom;
```

ARCHITECTURE rom OF rom IS

```
    signal data_out :STD_LOGIC_VECTOR(bits-1 DOWNT0 0);
```

```
    attribute syn_romstyle:string;
```

```
    attribute syn_romstyle of data_out : signal is "logic";
```

```
.....
```

```
END rom;
```

## 5.4 syn\_maxfan

**Description**

Specify max. fanout, which can be applied to both specific objects and the global.

This attribute can be specified in GSC and RTL files.

**Syntax****GSC Constraints Syntax**

```
INS "object" syn_maxfan=setting_value;
```

```
NET "object" syn_maxfan=setting_value;
```

```
GLOBAL syn_maxfan=setting_value;
```

**Verilog Constraints Syntax**

```
Verilog object /* synthesis syn_maxfan = setting_value */ ;
```

### VHDL Constraints Syntax

attribute syn\_maxfan : integer;

attribute syn\_maxfan of object : objectType is setting\_value;

object: Specify the object, which can be either a module/entity name, a module/entity instance name, or a primitive instance name.

#### Note!

setting\_value: Integer greater than 0.

### Examples

#### GSC Examples

Example 1 specifies that the max.fanout of instance is 10

*INS "d" syn\_maxfan=10;*

Example 2 specifies that the max.fanout of global is 100

*GLOBAL syn\_maxfan=100;*

Example 3 specifies that the max.fanout of instance is 10

*INS "aa0/mult/d" syn\_maxfan=10;*

Example 4 specifies that the max.fanout of net is 10

*NET "aa0/mult/d" syn\_maxfan=10;*

#### Verilog Examples

Example 1 specifies that the max.fanout of instance in module is 3

*module test (...) /\* synthesis syn\_maxfan = 3\*/;*

*.....*

*endmodule*

Example 2 specifies that the max.fanout of instance is 3

*module test (...);*

*reg [7:0] d /\* synthesis syn\_maxfan = 3\*/;*

*.....*

*Endmodule*

#### VHDL Example

*entity test is*

*.....*

*end test;*

*architecture rtl of test is*

*signal d : std\_logic;*

*attribute syn\_maxfan : integer;*

*attribute syn\_maxfan of d : signal is 5;*

*.....*

*end rtl;*

## 5.5 syn\_encoding

### Description

Specify the encode mode of state machine, which can be applied to both specific objects and the global.

This attribute can only be specified in RTL files.

### Syntax

Verilog Syntax

```
verilog object /* synthesis syn_encoding = "setting_value" */ ;
```

VHDLConstraints Syntax

```
attribute syn_encoding : string;
```

```
attribute syn_encoding of object : objectType is "setting_value";
```

### Note!

- object: Specify the object, which can only be a register name;
- setting\_value: One-hot code and gray code are currently supported for state machine.

### Examples

Verilog Example

This example specifies gray code for the state machine

```
module test (...);
```

```
reg [2:0] ps, ns/* synthesis syn_encoding="gray" */;
```

```
.....
```

```
Endmodule
```

VHDL Examples

```
ENTITY fsm IS
```

```
.....
```

```
END fsm;
```

```
ARCHITECTURE behaviour OF fsm IS
```

```
TYPE state_type IS (s0,s1,s2,s3);
```

```
SIGNAL present_state,next_state : state_type;
```

```
attribute syn_encoding:string;
```

```
attribute syn_encoding of present_state,next_state:signal is "onehot";
```

```
BEGIN
```

```
.....
```

```
END behaviour;
```

## 5.6 syn\_insert\_pad

### Description

Specify whether to insert an I/O buffer. Insert the I/O buffer when the attribute value is 1

This attribute can only be specified in GSC files.

### Syntax

GSC Constraints Syntax

```
PORT "object" syn_insert_pad=setting_value;
```

### Note!

- setting\_value: 0 or 1. Remove I/O buffer at 0; Insert I/O buffer at 1.
- Object can only be port. This constraint only applies to input port or output port, not Inout port.

### Examples

GSC Examples

Example 1 specifies the inserted I/O buffer

```
PORT "out" syn_insert_pad=1;
```

Example 2 specifies the removed I/O buffer

```
PORT "out" syn_insert_pad=0;
```

## 5.7 syn\_netlist\_hierarchy

### Description

Specify whether to generate hierarchy netlists. The default 1 indicates the generation of hierarchy netlists. When setting to 0, the hierarchy netlists are output flattened.

This attribute can be specified in GSC and RTL files.

### Syntax

GSC Constraints Syntax

```
GLOBAL syn_netlist_hierarchy=setting_value;
```

setting\_value: The setting\_value is 0 or 1. If it is 1, hierarchy is allowed to be generated; If it is 0, the hierarchy netlists are output flattened.

Verilog Constraints Syntax

```
Verilog object /* synthesis syn_netlist_hierarchy=setting_value */;
```

VHDL Constraints Syntax

```
attribute syn_netlist_hierarchy: integer;
```

```
attribute syn_netlist_hierarchy of object : objectType is setting_value;
```

### Note!

Object: The object to be specified can only be the top module/entity.

**Examples****GSC Example**

```
GLOBAL syn_netlist_hierarchy=0;
```

**Verilog Example**

```
module rp_top (...) /* synthesis syn_netlist_hierarchy=1 */;
```

```
.....
```

```
Endmodule
```

**VHDL Example**

```
entity mux4_1_top is
```

```
port(
```

```
    dina : in bit;
```

```
    dinb : in bit;
```

```
    sel  : in bit;
```

```
    dout : out bit
```

```
);
```

```
attribute syn_netlist_hierarchy: integer;
```

```
attribute syn_netlist_hierarchy of mux4_1_top: entity is 0;
```

```
end mux4_1_top;
```

## 5.8 syn\_preserve

**Description**

Specify register or whether to optimize the register logic, which can be applied to both specific objects and the global.

This attribute can be specified in RTL and GSC files.

**Syntax****GSC Constraints Syntax**

```
INS "object" syn_preserve=setting_value;
```

```
GLOBAL syn_preserve=setting_value;
```

**Verilog Constraints Syntax**

```
Verilog object /* synthesis syn_preserve = setting_value */;
```

**VHDL Constraints Syntax**

```
attribute syn_preserve : integer;
```

```
attribute syn_preserve of object : objectType is setting_value;
```

**Note!**

- Object: Specify the object, which can be either a register name, a module/entity or a module/ entity instance name.
- setting\_value: 0 or 1. When it is 1, the corresponding register is preserved;



- When it is 0, the corresponding register is optimized as needed.

### Examples

#### GSC Examples

Example 1 specifies and keeps reg1

```
INS "reg1" syn_preserve =1;
```

Example 2 specifies that all registers in the design are preserved

```
GLOBAL syn_preserve =1;
```

#### Verilog Examples

Example 1 specifies that all registers in the module are preserved

```
module test (...) /* synthesis syn_preserve = 1 */;
```

```
.....
```

```
endmodule
```

Example 2 specifies and keeps reg1

```
module test (...);
```

```
.....
```

```
reg reg1/* synthesis syn_preserve = 1 */;
```

```
.....
```

```
endmodule
```

#### VHDL Example

```
entity syn_test is
```

```
    port (.....
```

```
    );
```

```
end syn_test;
```

```
architecture behave of syn_test is
```

```
    signal reg1 : std_logic;
```

```
    signal reg2 : std_logic;
```

```
    attribute syn_preserve : integer;
```

```
    attribute syn_preserve of reg1: signal is 1;
```

```
begin
```

```
.....
```

```
end behave;
```

## 5.9 syn\_keep

### Description

Specify net as a placeholder and leave it unoptimized

This attribute can only be specified in RTL files.

**Syntax**

## Verilog Constraints Syntax

Verilog object */\* synthesis syn\_keep= setting\_value \*/* ;

## VHDL Constraints Syntax

attribute syn\_keep : integer;

attribute syn\_keep of object : objectType is 1;

**Note!**

- Object: The object to be specified can only be the net name.
- setting\_value: The setting\_value can only be 0 or 1. When it is 1, the net is preserved without optimization.

**Examples**

## Verilog Constraints Example

This example specifies mywire and leaves it unoptimized

*module test (...);*

*.....*

*wire mywire /\* synthesis syn\_keep=1 \*/;*

*.....*

*Endmodule*

## VHDL Constraints Example

*entity mux2\_1 is*

*port(*

*.....*

*);*

*end mux2\_1;*

*architecture Behavioral of mux2\_1 is*

*signal tmp0:bit;*

*signal tmp1:bit;*

*attribute syn\_keep : integer;*

*attribute syn\_keep of tmp0 : signal is 1;*

*attribute syn\_keep of tmp1 : signal is 1;*

*.....*

*end Behavioral;*

## 5.10 syn\_probe

**Description**

This attribute tests and debugs the internal signals in the design by

inserting probe points. The specified probe points appear as ports in the top-level port list.

This attribute can only be specified in RTL files.

### Syntax

Verilog Constraints Syntax

```
Verilog object /* synthesis syn_probe = setting_value */ ;
```

VHDL Constraints Syntax

```
attribute syn_probe: string;
```

```
attribute syn_probe of object: objectType is " setting_value ";
```

### Note!

- Object: Specify the object, which can only be a net name;
- Setting\_value is 1: Insert the probe point and automatically get the probe port name according to the net name;
- Setting\_value is 0: Probe is not allowed;
- Setting\_value is a string: Insert a specified probe point name. When the name specified by setting\_value is bus, the number is automatically added after the inserted name.
- GowinSyn does not support the setting\_value with the same value as the object name or the port name of the module.

### Examples

Verilog Constraints Example

When probe\_tmp is set, probe\_tmp is listed in output port list of the top level.

```
module test (...);
.....
reg [7:0] probe_tmp /* synthesis syn_probe=1 */;
.....
Endmodule
```

VHDL Constraints Example

```
entity halfadd is
port(.....);
end halfadd;

architecture add of halfadd is
    signal probe_tmp: std_logic;
    attribute syn_probe: string;
    attribute syn_probe of probe_tmp: signal is "probe_string";
.....
end;
```

## 5.11 Translate\_off/Translate\_on

### Description

Translate\_off /translate\_on must occur in pairs, and statements after translate\_off are skipped during the synthesis until translate\_on occurs, which is often used to automatically mask some statements during synthesis.

This attribute can only be specified in RTL files.

### Syntax

Verilog Constraints Syntax

```
/* synthesis translate_off*/ ;
```

Statements that are ignored in the synthesis

```
/* synthesis translate_on*/
```

VHDL Constraints Syntax

```
-- synthesis translate_off
```

Statements that are ignored in the synthesis

```
-- synthesis translate_on
```

### Examples

Verilog Constraints Example

The assign Nout =a\*b between /\*synthesis translate\_off\*/ and /\*synthesis translate\_on\*/ is ignored in the synthesis in example 1

```
module test (...);
.....
/*synthesis translate_off*/
assign my_ignore=a*b;
/* synthesis translate_on*/
.....
Endmodule
```

VHDL Constraints Example

```
entity top is
port (
.....
);
end top;
architecture rtl of top is
begin
dout <= a + b;
```

```

-- synthesis translate_off
Nout <= a * b;
-- synthesis translate_on
end rtl;

```

## 5.12 Full\_case

### Description

Full\_case is only used in Verilog's design. When using case, casex, or casez, adding this attribute indicates that all possible values have been given and that no redundant hardware is required to preserve the signal values.

This attribute can only be specified in RTL files and only support Verilog.

### Syntax

RTL Constraints Syntax

```

verilog case /* synthesis full_case*/

```

### Example

RTL Constraints Example

Example 1 specifies that part of the circuit no longer requires redundant hardware to preserve signal values

```

module top(...);
.....
always @(select or a or b or c or d)
begin
casez(select) /* synthesis full_case*/
4'b???1: out=a;
.....
4'b1??? : out=d;
endcase
end
endmodule

```

## 5.13 syn\_tlvds\_io/syn\_elvds\_io

### Description

Specify the attribute of the differential I/O buffer mapping, which can be applied to both specific objects and the global.

This attribute can be specified in GSC and RTL files.

**Syntax****GSC Constraints Syntax**

PORT "object" syn\_tlvds\_io =setting\_value;

GLOBAL syn\_tlvds\_io =setting\_value;

PORT "object" syn\_elvds\_io =setting\_value;

GLOBAL syn\_elvds\_io =setting\_value;

**Verilog Constraints Syntax**

Verilog object /\* synthesis syn\_tlvds\_io = setting\_value \*/ ;

**VHDL Constraints Syntax**

attribute syn\_tlvds\_io: integer;

attribute syn\_tlvds\_io of object: objectType is setting\_value;

**Note!**

- Object: Specify the object, which can be either a module/entity name or a port name.
- setting\_value: 0 or 1.

**Examples****GSC Constraints Examples**

Example 1 specifies that the buffer implementation is TLVDS

*PORT "io" syn\_tlvds\_io =1;*

*PORT "iob" syn\_tlvds\_io =1;*

Example 2 specifies that the implementation of all buffers in the global is TLVDS

*GLOBAL syn\_tlvds\_io =1;*

**Verilog Constraints Example**

*module elvds\_iobuf(io,iob...);*

*inout io/\*synthesis syn\_elvds\_io=1\*/;*

*inout iob/\*synthesis syn\_elvds\_io=1\*/;*

*.....*

*Endmodule*

**VHDL Constraints Example**

*entity test is*

*port (in1\_p : in std\_logic;*

*in1\_n : in std\_logic;*

*clk : in std\_logic;*

*out1 : out std\_logic;*

*out2 : out std\_logic);*

```

attribute syn_tlvs_io: integer;
attribute syn_tlvs_io of in1_p,in1_n,out1,out2: signal is 1;
end test;
architecture arch of test is
.....
end arch

```

## 5.14 syn\_looplimit

### Description

Specify the limited value of loop iteration. The default is 2000 times. If it does not specify the time, exceeding the default, there will be an error in synthesis.

This attribute can only be set in GSC.

### Syntax

GSC Constraints Syntax

GLOBAL syn\_looplimit=setting\_value

### Note!

setting\_value: It can only be number, meaning the upper limited times in loop iteration.

### Example

GSC Constraints Example

GLOBAL syn\_looplimit=3000

## 5.15 syn\_srlstyle

### Description

Specify the implementation of shift registers, either acting on a specific object or a global scale. The shift register can be implemented by BSRAM, SSRAM, and registers. The number of registers in the shift register determines which implementation method to use by default. The default value can be changed by using syn\_srlstyle.

This attribute can be specified in GSC and RTL files.

### Syntax

GSC Constraints Syntax

NS "object" syn\_srlstyle =setting\_value;

GLOBAL syn\_srlstyle =setting\_value;

Verilog Constraints Syntax

Verilog object /\* synthesis syn\_srlstyle = "setting\_value" \*/;

VHDL Constraints Syntax

attribute syn\_srlstyle:string;

attribute syn\_srlstyle of object : objectType is " setting\_value";

#### Note!

- object: Specify the object, which can be either module/entity,module/entity
- instance or primitive instance. Module/entity is not supported in the GSC syntax.
- setting\_value: The memory implementation supports block\_ram,
- distributed\_ram, and registers currently.

#### Example

##### GSC Constraints Example

- Example 1 specifies that instance implementation is BSRAM solid core
- INS "mem" syn\_srlstyle=block\_ram

Example 2 specifies that all global memory implementation is SSRAM

*GLOBAL syn\_srlstyle=distributed\_ram*

##### Verilog Constraints Example

Example 1 specifies that the register implementation in module is block\_ram.

```
module test (...) /* synthesis syn_srlstyle = "block_ram" */;
```

```
.....
```

```
endmodule
```

Example 2 specifies that instance implementation is BSRAM solid core

```
module test (...) ;
```

```
.....
```

```
reg [SRL_WIDTH-1:0] regBank[SRL_DEPTH-1:0]/* synthesis  
syn_srlstyle = "block_ram" */;
```

```
.....
```

```
Endmodule
```

##### VHDL Constraints Example

```
entity ram is
```

```
GENERIC(bits:INTEGER:=8;
```

```
words:INTEGER:=256);
```

```
PORT(.....);
```

```
attribute syn_srlstyle:string;
```

```
attribute syn_srlstyle of shiftreg : entity is "registers";
```

```
end ram;
```

```
ARCHITECTURE ram of ram IS
```

```
.....
```

```
end ram;
```



## 5.16 syn\_noprune

### Description

Ensure that the output of an Instance or black box (including the original language) is optimized away when it is all hung, both for specific objects and for global scope.

This attribute can only be specified in RTL files.

### Syntax

Verilog Constraints Syntax

Verilog object /\* synthesis syn\_noprune = setting\_value \*/;

VHDL Constraints Syntax

attribute syn\_noprune : integer;

attribute syn\_noprune of object: objectType is 1;

### Note!

- object: Specify the object, which can be either Instance or black box.
- setting\_value: It can only be 0 or 1. If it is 1, retain instance and black box. If it is 0, optimize the corresponding instance and black box as needed.

### Example

Verilog Constraints Example

```
module test (out1,out2,clk,in1,in2);
```

```
.....
```

```
noprune_bb u1(out1,in1)/*synthesis syn_noprune=1*/;
```

```
.....
```

```
endmodule
```

```
module noprune_bb(din,dout);
```

```
input din;
```

```
output dout;
```

```
endmodule
```

VHDL Constraints Example

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity top is
```

```
.....
```

```
end entity top;
```

```
architecture arch of top is
```

```
component noprune_bb
```

```
port(
```

```

    din : in std_logic;
    dout : out std_logic);
end component noprunereg_bb;
signal o1_noprune : std_logic;
signal o2_reg : std_logic;
attribute syn_noprune : integer;
attribute syn_noprune of U1: label is 1;
attribute syn_noprune of o1_noprune : signal is 1;
.....
end architecture arch;

```

## 5.17 black\_box\_pad\_pin

### Description

Specify that the IO pads of the black box are visible to the outside environment. This attribute only works on the IO pads of the black box. This attribute can only be specified in RTL files.

### Syntax

Verilog Constraints Syntax

Verilog object /\* synthesis black\_box\_pad\_pin=portList \*/;

VHDL Constraints Syntax

attribute black\_box\_pad\_pin of object: objectType is portList;

### Note!

- object: The module or architecture defined by a black box;
- portList, enclosed with double quotes, is a spaceless, comma-separated list of the names of the ports on black boxes that are IO pads.

### Example

Verilog Constraints Example

```

module top(clk, in1, in2, out1, out2,D,E);
input clk;
input [1:0]in1;
input [1:0]in2;
output [1:0]out1;
output [1:0]out2;
inout D,E;
.....
black_box_add U2 (in1, in2, out2,D,E);
endmodule

```

```

    module black_box_add(A, B, C, D,E)/* synthesis syn_black_box
black_box_pad_pin="D,E" */;
    input [1:0]A;
    input [1:0]B;
    output [1:0]C;
    inout D,E;
    endmodule

```

### VHDL Constraints Example

```

library ieee;
use ieee.std_logic_1164.all;
Entity top is
generic (width : integer := 4);
port (in1,in2 : in std_logic_vector(width downto 0);
clk : in std_logic;
q : inout std_logic_vector (width downto 0)
);
end top;
architecture top1_arch of top is
component test is
generic (width1 : integer := 2);
port (in1,in2 : in std_logic_vector(width1 downto 0);
clk : in std_logic;
q : inout std_logic_vector (width1 downto 0)
);
end component;
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of test : component is true;
attribute black_box_pad_pin of test : component is
"q(4:0)";
begin
test123 : test generic map (width) port map (in1,in2,clk,q);
end top1_arch;

```

# 6 Report File

The report document is the statistical report generated after synthesis. The file name is \*\_syn.rpt.html (\* is the name of specified output netlist vg file). It includes Synthesis Message, Design Settings, Resource, Timing, Message and Summary.

## 6.1 Synthesis Message

Synthesis Message refers to the basic information of Synthesis. As shown in Figure 6-1. It mainly includes design document, the current GowinSynthesis® version, running time, etc.

Figure 6-1 Synthesis Message

### Synthesis Messages

Report Title	GowinSynthesis Report
Design File	/gswsw/sw_pub/swfiles/Gowin/memory/src/ram_1.v
GowinSynthesis Constraints File	---
GowinSynthesis Version	GowinSynthesis V1.9.2Beta
Created Time	Wed Aug 14 17:26:08 2019
Legal Announcement	Copyright (C)2014-2019 Gowin Semiconductor Corporation. ALL rights reserved.

## 6.2 Design Settings

Design Settings is the design configuration information. As shown in Figure 6-2, it mainly includes the top level module, the language setting, the chip type specified, etc.

Figure 6-2 Design Settings

### Design Settings

Top Level Module:	RAM_test
Design Language:	verilog
Series:	GW2A
Device:	GW2A-55
Package:	PBGA484
Speed Grade:	7

## 6.3 Resource

Resource refers to the resource information. It mainly includes resource and chip utilization statistics.

The resource utilization table counts the number of IOPORT, IOBUF, REG, LUT, etc. The resource utilization table is used to estimate the resource utilization rate of CFU Logics, Register, BSRAM, DSP, etc. in the current device, as shown in Figure 6-3:

Figure 6-3 Resource

### Resource

#### Resource Usage Summary

<b>IOPORT Usage:</b>	16
<b>IOBUF Usage:</b>	16
IBUF	12
OBUF	4
<b>BSRAM Usage:</b>	1
SP	1

#### Resource Utilization Summary

Target Device: GW2A-55-PBGA484

CFU Logics	0(0 LUTs, 0 ALUs) / 54720	0%
Registers	0 / 41040	0%
BSRAMs	1 / 140	1%
DSP Macros	0 / (10*2)	0%

## 6.4 Timing

Timing refers to timing statistics. It mainly includes Clock Summary, Timing Report, Performance Summary, Detail Timing Paths Informations and etc.

Clock Summary mainly describes the clock signals of netlists, as shown in Figure 6-4below. It gives a default clock with a frequency of 100MHz and a period of 10ns, an rising edge at 0ns and a falling edge at 5ns.

Timing Report mainly describes timing of netlists, including top level module, limited frequency and the maximum number of timing paths, and its default is 5. All time values are in nanoseconds.

**Figure 6-4 Timing****Timing****Clock Summary:**

Clock	Type	Frequency	Period	Rise	Fall	Source	Master	Object
DEFAULT_CLK	Base	100.0 MHz	10.000	0.000	5.000			

**Timing Report:**

Top View:	test_time
Requested Frequency:	100.0 MHz
Paths Requested:	5
Constraint File(ignored):	

All time values displayed in nanoseconds(ns).

Performance Summary mainly counts the maximum time delay and the time frequency that can be achieved of the netlists file in order to measure whether the timing sequence meets the requirements. As shown in Figure 6-5below. The slack is 8.462ns; The requested frequency is 100MHz and the estimated frequency is 650MHz; The requested clock period is 10ns and the estimated period is 1.538ns. They meet the timing sequence requirements. If the slack is negative, which can not meet, and the specific timing path needs to be further checked.

**Figure 6-5 Performance Summary****Performance Summary:**

Worst Slack in Design: 8.462

Start Clock	Slack	Requested Frequency	Estimated Frequency	Requested Period	Estimated Period	Clock Type
DEFAULT_CLK	8.462	100.0 MHz	650.1 MHz	10.000	1.538	Base

Detail Timing Paths Information mainly describes the key timing paths, starting and ending points, related delay information in netlist files, as shown in Figure 6-6 below. The detailed connection relation, delay and fanout information are as shown in Figure 6-7.

**Figure 6-6 Detail Timing Paths Information****Detail Timing Paths Information**

Path information for path number 1 :

Clock Skew:	0.000
Setup Relationship:	10.000
Slack(critical):	8.462
Data Arrival Time:	2.283
Data Required Time:	10.745
Number of Logic Level:	0
Starting Point:	dff1
Ending Point:	dff2
The Start Point Is Clocks By:	DEFAULT_CLK[rising]
The End Point Is Clocks By:	DEFAULT_CLK[rising]

**Figure 6-7 Connection Relation, Delay and Fanout Information**

Instance/Net Name	Type	Pin Name	Pin Dir	Delay	Arrival Time	Fanout
clk_ins12	IBUF	I	In	-	0.000	-
clk_ins12	IBUF	O	Out	0.982	0.982	-
clk_3	Net	-	-	0.363	-	4
dff1_ins1	DFF	CLK	In	-	1.345	-
dff1_ins1	DFF	Q	Out	0.458	1.803	-
b	Net	-	-	0.480	-	1
dff2_ins2	DFF	D	In	-	2.283	-

**Total Path Delay:** 2.283  
**Logic Delay:** 1.440(63.1%)  
**Route Delay:** 0.843(36.9%)

## 6.5 Summary

Summary table counts the number of warnings, errors and information of the output and displays the actual running time and CPU running time as well as the memory peak in the synthesis. As shown in Figure 6-8.

**Figure 6-8 Summary**

### Summary

<b>Total Errors:</b>	0
<b>Total Warnings:</b>	0
<b>Total Informations:</b>	14

**Synthesis completed successfully!**  
 Process took 0h:0m:0s realtime, 0h:0m:0s cputime  
 Memory peak: 121.3MB

# 7 Hierarchy Resource Document

Hierarchy resource information document is the resource statistics file of each module generated after synthesis, whose file name is composed of \*\_syn\_resource.html (\* is the name of the specified output netlist vg file).

The Resource file counts the module hierarchy and displays the resource statistics of each module and prints them according to the hierarchy. As shown in Figure 7-1, the Resource file prints all modules in depth-first order from the top to the bottom. Each line includes module name, the file path, and the number of REG, ALU, LUT, DSP, BSRAM, SSRAM, etc. in each module. Users can see the details in hierarchy resource document.

Figure 7-1 Hierarchy Module Resource

Hierarchy Module Resource

MODULE NAME	REG NUMBER	ALU NUMBER	LUT NUMBER	DSP NUMBER	BSRAM NUMBER	SSRAM NUMBER
nflash_test_top (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nflash_test_top.v)	2	-	-	-	-	-
-pll_inst (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nflash_test_top.v)	-	-	-	-	-	-
-flash_data_cmd_inst (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nflash_test_top.v)	36	-	85	-	-	-
-mixBF (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/flash_data_cmd.v)	-	-	1	-	-	-
-nfc_top_inst (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nflash_test_top.v)	32	-	80	-	-	-
-dp_2k_d8 (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nfc_top.v)	-	-	-	-	1	-
-addr_counter (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nfc_top.v)	12	-	22	-	-	-
-tim_fsm (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nfc_top.v)	9	-	67	-	-	-
-main_fsm (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nfc_top.v)	8	-	173	-	-	-
-ecc_gen (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nfc_top.v)	7	-	3	-	-	-
-ecc_err_loc (/share/gwsw/sw_pub/swfiles/Gowin/nflash_test/nfc_top.v)	8	-	6	-	-	-



