



Gowin Software Quick Start Guide

SUG918-1.1E,2020-09-07

Copyright© 2020 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

No part of this document may be reproduced or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI[®], LittleBee[®], Arora, and the GOWINSEMI logos are trademarks of GOWINSEMI and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders, as described at www.gowinsemi.com. GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
05/07/2020	1.0E	Initial version published.
09/07/2020	1.1E	<ul style="list-style-type: none">● RTL schematic added;● File encryption added;● Tcl command added.

Contents

Contents	i
List of Figures	iii
List of Tables	v
1 About This Guide	1
1.1 Purpose	1
1.2 Related Documents	1
1.3 Terminology and Abbreviations	1
1.4 Support and Feedback	1
2 Introduction	2
2.1 Design Flow	2
2.2 Design Diagram	2
3 Quick Start	3
3.1 Create a New Project	3
3.1.1 Create a New Project	3
3.1.2 Generate MIPI D-PHY IP	4
3.1.3 Load File	6
3.1.4 RTL Schematic	6
3.2 Synplify Pro for Synthesis	7
3.2.1 Parameter Configuration	7
3.2.2 Synthesize	8
3.3 Physical Constraints	9
3.3.1 Create New Physical Constraints	9
3.3.2 Modify Physical Constraints	11
3.4 Timing Constraint	11
3.4.1 Create New Timing Constraints	11
3.4.2 Modify Timing Constraints	13
3.5 GAO Configuration	14
3.5.1 Create Standard Mode GAO Config File	14
3.5.2 Configure Standard Mode GAO	14
3.6 GPA Configuration	16

3.6.1 Create GPA Config File	16
3.6.2 Configure GPA	17
3.7 Place & Route.....	21
3.7.1 Parameters Configuration	21
3.7.2 Run PnR.....	22
3.8 Timing Optimization	24
3.8.1 Timing Analysis.....	24
3.8.2 Adjust Key Path	24
3.9 Download Bitstream	26
3.10 GAO Captures Data	27
3.11 Output Files	28
3.11.1 Place&Route Report.....	28
3.11.2 Ports and Pins Report	29
3.11.3 Timing Report	29
3.11.4 Power Analysis Report	30
3.12 File Encryption.....	30
3.12.1 Source File Encryption	30
3.12.2 Simulation File Encryption.....	32
4 Tcl	34
4.1 Tcl Edit Window	34
4.2 Tcl Quick Start	34
4.2.1 rm_file.....	34
4.2.2 add_file	34
4.2.3 set_file_enable	35
4.2.4 set_option.....	35
4.2.5 run	36
4.2.6 set_device	36
4.2.7 saveto	36

List of Figures

Figure 2-1 MIPI Design Diagram	2
Figure 3-1 Create a New Project	3
Figure 3-2 Project Directory	4
Figure 3-3 MIPI RX Configuration	4
Figure 3-4 MIPI RX IP Directory	5
Figure 3-5 MIPI TX Configuration	5
Figure 3-6 Design Window	6
Figure 3-7 Load Files	6
Figure 3-8 Synthesis Parameters Configuration	7
Figure 3-9 Attributes and Instructions of Synplify Pro	8
Figure 3-10 Synthesize Completed	8
Figure 3-11 Synthesize Directory	9
Figure 3-12 I/O Constraints	10
Figure 3-13 Physical Constraints Display	11
Figure 3-14 Clock Constraints	12
Figure 3-15 Timing Report Constraints	13
Figure 3-16 Timing Constraints Display	13
Figure 3-17 Create GAO Config File	14
Figure 3-18 Trigger Options Configuration	15
Figure 3-19 Capture Options Configuration	15
Figure 3-20 GAO Config File Display	16
Figure 3-21 Create GPA Config File	17
Figure 3-22 General Setting Configuration	18
Figure 3-23 Rate Setting Configuration	19
Figure 3-24 Clock Setting Configuration	20
Figure 3-25 GPA Config File Display	21
Figure 3-26 Parameters Configuration	22
Figure 3-27 Place & Route Completed	23
Figure 3-28 PnR Directory	23
Figure 3-29 GAO Directory	24
Figure 3-30 Max. Frequency	24
Figure 3-31 Timing Path	25

Figure 3-32 Timing Path Highlighted	26
Figure 3-33 Timing Path Adjusted	26
Figure 3-34 Programmer	27
Figure 3-35 GAO Interface	27
Figure 3-36 GAO Waveform Display	28
Figure 3-37 Place & Route Report	28
Figure 3-38 Ports & Pins Report.....	29
Figure 3-39 Timing Report	30
Figure 3-40 Power Analysis Report	30
Figure 3-41 Hierarchy Window	31
Figure 3-42 Pack User Design Window.....	32
Figure 4-1 tcl Edit Window.....	34

List of Tables

Table 1-1 Terminology and Abbreviations	1
---	---

1 About This Guide

1.1 Purpose

This manual uses MIPI as an example to introduce Gowin Software and aims to help users get familiar with the usage and improve the design efficiency.

1.2 Related Documents

You can find the related documents at www.gowinsemi.com:

- [SUG100](#), Gowin Software User Guide
- [SUG935](#), Gowin Design Physical Constraints User Guide
- [SUG101](#), Gowin Design Timing Constraints User Guide
- [SUG114](#), Gowin Analyzer Oscilloscope User Guide
- [SUG282](#), Gowin Power Analyzer User Guide
- [SUG502](#), Gowin Programmer User Guide.

1.3 Terminology and Abbreviations

Table 1-1 shows the abbreviations and terminology used in this manual.

Table 1-1 Terminology and Abbreviations

Terminology and Abbreviations	Meaning
PnR	Place & Route
GAO	Gowin Analyzer Oscilloscope
GPA	Power analyzer

1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly by the following ways.

Website: www.gowinsemi.com

E-mail: support@gowinsemi.com

2 Introduction

2.1 Design Flow

Gowin software is available in Windows and Linux. It supports GUI running mode and commands running mode. Take the GUI running mode in Windows 10 and MIPI design as an instance to introduce quick start of Gowin software.


The design uses Synplify Pro to synthesize, FloorPlanner to add physical constraints, Timing Constraints Editor to add timing constraints, GAO to add GAO config file and to capture data, GPA to add GPA config file and Programmer to download bitstream.

2.2 Design Diagram

Gowin MIPI D-PHY TX RX IP applies to the serial display interface and serial camera interface for receiving or transmitting the image or video data. MIPI D-PHY provides its physical definition.

The design integrates MIPI RX IP and MIPI TX IP. ROM provides data for MIPI TX. MIPI TX transmits data and MIPI RX receives data. GAO captures the data received by MIPI RX to verify MIPI RX and MIPI TX. The design diagram is as shown in Figure 2-1 .

Figure 2-1 MIPI Design Diagram



3 Quick Start

3.1 Create a New Project

3.1.1 Create a New Project

Open Gowin software and click "Start Page > Quick Start > New Project" to create a new project named as MIPI_RX_TX. The device selection is as shown in Figure 3-1.

- Series: GW1N
- Device: GW1N-9
- Package: PBGA256
- Speed: C6/I5
- Part Number: GW1N-LV9PG256C6/I5

Click "Next" until the project creation completed. For the details, please refer to [SUG100](#), Gowin Software User Guide.

Figure 3-1 Create a New Project

Project Wizard

Select Device

Specify a target device for your project

Filter

Series: GW1N Device: GW1N-9

Package: PBGA256




Speed: C6/I5

Part Number	Device	Package	Speed	Voltage	IO	LUT	FF
GW1N-LV9PG256C6/I5	GW1N-9	PBGA256	C6/I5	LV	207	8640	6480
GW1N-UV9PG256C6/I5	GW1N-9	PBGA256	C6/I5	UV	207	8640	6480

< Back Next > Cancel


After the project is created, the impl and src folders are generated under the project creation path, as shown in Figure 3-2. impl contains synthesis and PnR files and src contains the source files.

Figure 3-2 Project Directory

Name	Date modified	Type	Size
 impl	5/28/2020 4:23 PM	File folder	
 src	5/8/2020 5:08 PM	File folder	
 MIPI_RX_TX.gprj	5/29/2020 9:18 AM	GPRJ File	1 KB

3.1.2 Generate MIPI D-PHY IP

Click "Tools > IP Core Generator" to open the IP Core Generator interface. Double-clicking on "Interface and Interconnect > MIPI RX" to open the IP Customization interface to configure as required. The MIPI RX configuration in this design is shown in Figure 3-3. Then click "OK" to generate MIPI RX IP.

Figure 3-3 MIPI RX Configuration


The image shows the "Options" tab of the MIPI RX Configuration dialog. It contains the following settings:

- MIPI D-PHY Mode:** Radio buttons for 1:8 and 1:16. The 1:16 option is selected.
- IO TYPE:** Radio buttons for TLVDS, ELVDS, and MIPI IO. The MIPI IO option is selected.
- D-PHY lanes:** A dropdown menu showing the value 4.
- Data0 Before Lane Alignment:** An unchecked checkbox.
- HS DATA0 IO Delay Value:** A numeric field with the value 0 and up/down arrows.
- Data1 Before Lane Alignment:** An unchecked checkbox.
- HS DATA1 IO Delay Value:** A numeric field with the value 0 and up/down arrows.
- Data2 Before Lane Alignment:** An unchecked checkbox.
- HS DATA2 IO Delay Value:** A numeric field with the value 0 and up/down arrows.
- Data3 Before Lane Alignment:** An unchecked checkbox.
- HS DATA3 IO Delay Value:** A numeric field with the value 0 and up/down arrows.
- LP mode on clock lane:** An unchecked checkbox.
- LP mode on data lane 0:** An unchecked checkbox.
- LP mode on data lane 1:** An unchecked checkbox.
- LP mode on data lane 2:** An unchecked checkbox.
- LP mode on data lane 3:** An unchecked checkbox.
- Turns on byte alignment:** A checked checkbox.
- Turns on lane alignment:** A checked checkbox.
- D-PHY RX using external Clock:** An unchecked checkbox.
- Generation Config:** A section containing a checked checkbox for **Disable I/O Insertion**.

After generation, IP design files and simulation files are generated under IP creation path, as shown in Figure 3-4.

- .v file is IP design file, encrypted;
- _tmp.v is IP design template file;
- .vo file is IP simulation model file, unencrypted;
- .ipc file is IP configuration file. The user can load the file to modify the configuration.
- temp contains the files required to generate the IP.

- The doc, model, sim, and tb contain the simulation files: readme text, simulation model, simulation script, and testbench.

Note!

At present, Gowin software has not provided simulation files for some IPs. IP directory is subject to IP Core Generator in use.

Figure 3-4 MIPI RX IP Directory

Name	Date modified	Type	Size
doc	9/9/2020 4:59 PM	File folder	
model	5/7/2020 3:38 PM	File folder	
sim	5/7/2020 3:38 PM	File folder	
tb	5/7/2020 3:40 PM	File folder	
temp	9/9/2020 4:57 PM	File folder	
DPHY_RX_TOP.ipc	9/9/2020 4:57 PM	IPC File	1 KB
DPHY_RX_TOP.v	9/9/2020 4:58 PM	V File	472 KB
DPHY_RX_TOP.vo	9/9/2020 4:59 PM	VO File	860 KB
DPHY_RX_TOP_tmp.v	9/9/2020 4:58 PM	V File	3 KB

Double-click MIPI TX to open the IP Customization interface to configure as required. The MIPI TX configuration in this design is shown in Figure 3-5. Then click "OK" to generate MIPI TX IP.

Figure 3-5 MIPI TX Configuration

Options

MIPI D-PHY Mode: ☐ 8:1 ☒ 16:1

IO TYPE: ☐ TLVDS ☐ ELVDS ☒ MIPI IO

D-PHY lanes:

☐ LP mode on clock lane

☐ LP mode on data lane 0 ☐ LP mode on data lane 1

☐ LP mode on data lane 2 ☐ LP mode on data lane 3


☒ DPHY TX with Internal PLL

PLL Reference Clock:

Generation Config


☒ Disable I/O Insertion

After MIPI RX and MIPI TX IPs generated, the Design window is as shown in Figure 3-6.

Figure 3-6 Design Window

3.1.3 Load File

In order to test MIPI RX and MIPI TX, it needs to create or load some design files, as shown in Figure 3-7.

Figure 3-7 Load Files

3.1.4 RTL Schematic

After the source file is loaded, you can view the design schematic by

clicking "Tools > Schematic Viewer" to help you better understand the logic. For details, see [SUG100](#), Gowin Software User Guide.


3.2 Synplify Pro for Synthesis

3.2.1 Parameter Configuration

Select "Process > Synthesize > Configuration" to open Configurations to configure parameters. For further details about the configuration, refer to the SynplifyPro documents under the Gowin installation directory: installPath\SynplifyPro\doc.

This design uses Synplify Pro to synthesize. Top module/entity is DPHY_TOP. Number of Critical Paths and Number of Start/End Points are both set to 0, as shown in Figure 3-8.

Figure 3-8 Synthesis Parameters Configuration



Synthesize

General

Synthesis Tool: ☒ Synplify Pro ☐ GowinSynthesis

Top Module/Entity: DPHY_TOP

Include Path: ...

Synplify Pro

Category: All Reset all to default

Label	Value
Frequency	Auto
Use Clock Period for Unconstrained IO	False
Fanout Guide	10000
Disable I/O Insertion	False
Update Compile Point Timing Data	False
Read Write Check on RAM	True
Annotated Properties for Analyst	True
Resolve Mixed Drivers	False
FSM Compiler	True
Resource Sharing	True
Pipelining	True
Retiming	False
Write Vendor Constraint File	True
Number of Critical Paths	0
Number of Start/End Points	0

In addition, you can add some attributes and instructions to the source file to control synthesis. For the details, see the SynplifyPro documents

under the Gowin software installation directory and the path is installPath\SynplifyPro\doc. As shown in Figure 3-9, in this design, a specific net is retained without optimization during the synthesis by using the `/* synthesis syn_keep=1 */` attribute

Figure 3-9 Attributes and Instructions of Synplify Pro

```

417 `ifdef GEN_MIPI_RX_16
418     reg [63:0] data_in;
419     reg [15:0] data0, data1, data2, data3;
420     reg [15:0] dout, dout1;
421     reg [15:0] data_cntr;
422     reg hactive_flag_RX;
423
424     wire [1:0] lp_clk_out,lp_data0_out;
425     wire [1:0] lp_data1_out,lp_data2_out,lp_data3_out;
426
427     wire [15:0] data_out3, data_out2, data_out1, data_out0;
428     wire D0_delay,D1_delay,D2_delay,D3_delay;
429     reg [63:0] data_out reg;
430     wire clk_byte_out/* synthesis syn_keep=1 */;
431     wire sclk_tx ;
432 `endif


```

3.2.2 Synthesize

After parameters configuration, it can synthesize.






Double-click "Synthesize" in Process window to synthesize as shown in Figure 3-10. When the icon changes to "✔", you can double-click Synthesis Report to view the report and double-click Netlist File to view the netlist file.

Figure 3-10 Synthesize Completed



After synthesis, synthesize folder is generated under \impl path. The folder contains all the files and folders generated in synthesis, as shown in Figure 3-11. The netlist file and report are placed in the rev_1 folder.

Figure 3-11 Synthesize Directory

Name	Date modified	Type	Size
 rev_1	5/28/2020 2:51 PM	File folder	
 MIPI_RX_TX.prj	5/28/2020 2:51 PM	PRJ File	2 KB
 stdout.log	5/28/2020 2:51 PM	Text Document	3 KB
 synlog.tcl	5/28/2020 2:51 PM	TCL File	1 KB
 synthesize.cfg	5/28/2020 2:35 PM	CFG File	1 KB

Note!

If you use GowinSynthesis to synthesize, gwsynthesis folder is generated under \impl path. This folder contains all the files generated in synthesis.

3.3 Physical Constraints

After synthesis, you can use FloorPlanner or write manually to add physical constraints. In this design, FloorPlanner is selected. For more details, please refer to the [SUG935](#), Gowin Design Physical Constraints User Guide

3.3.1 Create New Physical Constraints

Click "Process > User Constraints > FloorPlanner" to open FloorPlanner, which supports I/O, Primitive, Group physical constraints. This design only adds I/O constraints and uses it as an instance.

You can create I/O constraints in I/O Constraints window. Drag the port row to be constrained in the Netlist or I/O Constraints window to a specific location in the Package View or Chip Array view. After finished, the port location displays in the IOB, as shown in Figure 3-12.

Figure 3-12 I/O Constraints


The screenshot shows the I/O Constraints window with the following components:

- Netlist:** A list of signals including HS_DATA2_TX_P, HS_DATA2_TX_N, HS_DATA1_TX_P, HS_DATA1_TX_N, HS_DATA0_TX_P, HS_DATA0_TX_N, hactive_flag, ready, HS_CLK_RX_P, HS_CLK_RX_N, HS_DATA3_RX_P, HS_DATA3_RX_N, HS_DATA2_RX_P, HS_DATA2_RX_N, HS_DATA1_RX_P, and HS_DATA1_RX_N.
- Chip Array:** A diagram showing the physical layout of the chip array with various pins and connections.
- I/O Constraints Table:** A table with 8 columns: Port, Direction, Diff Pair, Location, Bank, Exclusive, and IO Type. It lists 9 constraints for various ports.

	Port	Direction	Diff Pair	Location	Bank	Exclusive	IO Type
1	HS_CLK_RX_P	input	HS_CLK_RX_N	K14,K15	0	False	MIPI
2	HS_CLK_TX_P	output	HS_CLK_TX_N	L2	2	False	MIPI
3	HS_DATA0_RX_P	input	HS_DATA0_RX...	J15,K16	0	False	MIPI
4	HS_DATA0_TX_P	output	HS_DATA0_TX_N	M3	2	False	MIPI
5	HS_DATA1_RX_P	input	HS_DATA1_RX...	J16,J14	0	False	MIPI
6	HS_DATA1_TX_P	output	HS_DATA1_TX_N	R1	2	False	MIPI
7	HS_DATA2_RX_P	input	HS_DATA2_RX...	G15,G14	0	False	MIPI
8	HS_DATA2_TX_P	output	HS_DATA2_TX_N	T2	2	False	MIPI
9	HS_DATA3_RX_P	input	HS_DATA3_RX...	H14,H16	0	False	MIPI

After constraints finished, click "Save" to generate physical constraints files as shown in Figure 3-13.

Figure 3-13 Physical Constraints Display



In PnR, if there is no physical constraints file, the PnR will be automatically generated. If there is a physical constraint file, the PnR will be generated according to the physical constraints file.

3.3.2 Modify Physical Constraints

After physical constraints files generated, you can modify the constraints by FloorPlanner. Click "Save" to finish.

3.4 Timing Constraint

After synthesis, you can use Timing Constraints Editor or write manually to add timing constraints. In this design, Timing Constraints Editor is selected. For more details, please refer to [SUG101](#), Gowin Design Timing Constraints Guide.

3.4.1 Create New Timing Constraints

Click "Process > User Constraints > Timing Constraints Editor" to open Timing Constraints Editor, which supports clock, I/O and timing report constraints. This design adds clock and timing report constraints and uses them as instances.


Clock Constraints

Select "Timing Constraints > Clocks" and right-click to select "Create Clock" as shown in Figure 3-14. The constraints are as follows:

- Clock name: clk_rx

- Period: 10
- Rising: 0
- Falling: 5
- Source Object: get_pins
{u_DPHY_RX_TOP/DPHY_RX_INST/u_idesx8/Inst3_CLKDIV/CLKOUT
T}

Figure 3-14 Clock Constraints




Timing Report Constraint

Select "Timing Constraints > Report > Report Timing" and right-click to select "Create Report". You can configure parameters in Report Timing dialog box. The setup max. path is 100 as shown in Figure 3-15.

Figure 3-15 Timing Report Constraints

After constraints finished, click "Save" to generate timing constraints as shown in Figure 3-16.

Figure 3-16 Timing Constraints Display



In PnR, if there is no timing constraints file, the PnR will be automatically generated. If there is a timing constraint file, the PnR will be generated according to the timing constraints file.

3.4.2 Modify Timing Constraints

After timing constraints files generated, you can modify the constraints by Timing Constrains Editor. Click "Save" to finish.

3.5 GAO Configuration


After synthesis, you can create GAO config file to capture data and verify the design. Gowin software provides Standard Mode GAO and Lite Mode GAO. For the usage, see [SUG114](#), Gowin Analyzer Oscilloscope User Guide.

This design uses Standard Mode GAO and takes it as an instance.

3.5.1 Create Standard Mode GAO Config File

Select "Design > Design > New File..." to open "New" dialog box, and select "GAO Config File" in "New" as shown in Figure 3-17. Click "OK". Select For Post-Synthesis Netlist in Type, Standard in Mode. Click "Next". The file name is MIPI_RX_TX. Then click "Next" until finished.

Figure 3-17 Create GAO Config File



3.5.2 Configure Standard Mode GAO

After file created, you can configure AO, trigger options and capture options. The trigger options include match unit, trigger port, match type and expressions; The capture options include sample clock, capture, capture utilization and capture signals. In this design the AO is 1 and the trigger options and capture options configuration are shown in Figure 3-18 and Figure 3-19.

Figure 3-18 Trigger Options Configuration






Figure 3-19 Capture Options Configuration



After configuration, click "Save" to finish and the design window is as shown in Figure 3-20.


Figure 3-20 GAO Config File Display

3.6 GPA Configuration

After synthesis, you can create GPA config file to analyze power. For the usage, please refer to [SUG282](#) Gowin Power Analyzer User Guide.

3.6.1 Create GPA Config File

Select "Design > Design > New File..." to open "New" dialog box, and select "GPA Config File" in "New" as shown in Figure 3-21. Click "OK". The file name is MIPI_RX_TX, and the file is under src by default. Then click "OK" to finish.

Figure 3-21 Create GPA Config File

3.6.2 Configure GPA

After GPA config file created, configure General Setting, Rate Setting and Clock Setting.

- General Setting includes the parameters of chip, package, speed grade, temperature grade, thermal impedance, and voltage;
- Rate Setting is used to configure signal transition rate. You can set transition rate of IO or Net, or use the default value;
- Clock Setting is used to configure clock and enable features of B-SRAM, I/O and DFF.

General Setting

In this design, the general setting is configured as follows: commercial temperature, 25 °C ambient temperature, no heat sink, VCCX 3.3V and VCC 1.2V, as shown in Figure 3-22.

Figure 3-22 General Setting Configuration

General Setting Rate Setting Clock Setting

Device

Device: GW1N-LV9PG256C6/I5

Operating Condition: **COMMERCIAL** Process: **TYPICAL**

Environment

Ambient Temperature: 25.000°C

☐ Custom Theta JA: 25.000°C/W

Heat Sink

☒ None ☐ Low Profile ☐ Medium Profile ☐ High Profile ☐ Custom

Air-flow: 0 (LFM)

Custom Theta SA: 25.000°C/W

Board Thermal Model

☒ None ☐ Custom ☐ Typical

Board Temperature: 25.000°C (-40°C-100°C)

Custom Theta JB: 25.000°C/W

Voltage

VCC: 1.200V

VCCX: 3.300V

MIPI_RX_TX. gpa

Rate Setting

In this design, the transition rate of clkx2 and clkx2x4 is 50% and the remaining signals use the default value, as shown in Figure 3-23.

Figure 3-23 Rate Setting Configuration

General Setting Rate Setting Clock Setting

Net Rate

☒ % ☐ transition/s Add Remove

Name	Value
clkx2	50.00%
clkx2x4	50.00%

VCD File

Instance	File Name	File Type
----------	-----------	-----------

☐ Filter glitch on VCD file Add Remove

Default Rate Setting

Default Rate used 12.50 %

Default Rate used for remaining signals

Default Value: 12.50 %

MIPI_RX_TX.gpa

Clock Setting

In this design, the clock is created in the timing analysis. The clock enable and read/write enable of pROM used in this design is specified by B-SRAM. The rest are not set, as shown in Figure 3-24.

Figure 3-24 Clock Setting Configuration

Clock

Global Enable: 100.00

Clock Name	Clock Enable	Quad1	Quad2
clk_tx	100		
clk_rx	100		

B-SRAM

Clock Enable: 100.00 Read Probabil 100.00 Write Probabi 100.00


Name	ClockA Enable	ReadA Probability	WriteA
u_ROM549x17/dout_2_0_0	100	100	
u_ROM549x17/dout_2_0_1	100	100	

IO

DFF

MIPI_RX_TX.gpa

After configuration, click "Save" to finish and the design window display is as shown in Figure 3-25.

Figure 3-25 GPA Config File Display

In PnR, if there is no GPA config files, the PnR will be automatically generated. If there is a GPA config file, the PnR will be generated according to the GPA config file.

3.7 Place & Route

After synthesis and the creation of physical constraints files, timing constraints file, GAO config file, GPA config file as required, you can start PnR.

3.7.1 Parameters Configuration

Select "Process > Place & Route > Configuration" to open Configurations to configure General, Dual-Purpose and Bitstream. For the details, see [SUG100](#), Gowin Software User Guide.

In this design, Generate SDF File, Generate Post-Place File and Generate Post-PNR Simulation Model File are configured to True. Place input register to IOB, Place output register to IOB and Place inout register to IOB are configured to False. The rest use default value, as shown in Figure 3-26.

Figure 3-26 Parameters Configuration

Place & Route

Category: All Reset all to default


Label	Value
Generate SDF File	<i>True</i>
Generate Constraint File of Ports	False
Generate IBIS File	False
Generate Post-Place File	<i>True</i>
Generate Post-PNR Simulation Model File	<i>True</i>
Initialize Primitives	False
Show All Warnings	False
Generate Plain Text Timing Report	False
Run Timing Driven	True
Use SCF	False
Promote Physical Constraint Warning to Error	False
Report Auto-Placed IO Information	False
Place Option	0
Route Option	0
Place input register to IOB	<i>False</i>
Place output register to IOB	<i>False</i>
Place inout register to IOB	<i>False</i>

3.7.2 Run PnR

After parameters configuration, it can run PnR.

Double-click Place & Route in Process window to start PnR based on physical constraints, timing constraints, GAO config, GPA config. After PnR, the icon before the Place & Route changes to "✔", as shown in Figure 3-27.

Figure 3-27 Place & Route Completed



After PnR, the pnr folder is generated under the project creation path \impl, as shown in Figure 3-28. The folder contains all the files generated in PnR, including the bitstream file, the netlist file after PnR, and the output reports. For the details, refer to [3.11 Output Files](#).

Figure 3-28 PnR Directory

Name	Date modified	Type	Size
ao_0.fs	9/9/2020 5:06 PM	FS File	3,476 KB
cmd.do	9/9/2020 5:05 PM	DO File	1 KB
device.cfg	9/9/2020 5:05 PM	CFG File	1 KB
MIPI_RX_TX.db	9/9/2020 5:06 PM	Data Base File	42 KB
MIPI_RX_TX.log	9/9/2020 5:06 PM	Text Document	3 KB
MIPI_RX_TX.pin.html	9/9/2020 5:06 PM	HTML Document	60 KB
MIPI_RX_TX.power.html	9/9/2020 5:06 PM	HTML Document	10 KB
MIPI_RX_TX.rpt.html	9/9/2020 5:06 PM	HTML Document	67 KB
MIPI_RX_TX.rpt.txt	9/9/2020 5:06 PM	Text Document	50 KB
MIPI_RX_TX.sdf	9/9/2020 5:06 PM	SDF File	2,668 KB
MIPI_RX_TX.timing_paths	9/9/2020 5:06 PM	TIMING_PATHS File	39 KB
MIPI_RX_TX.tr.html	9/9/2020 5:06 PM	HTML Document	1 KB
MIPI_RX_TX.vo	9/9/2020 5:06 PM	VO File	1,105 KB
MIPI_RX_TX_tr_cata.html	9/9/2020 5:06 PM	HTML Document	9 KB
MIPI_RX_TX_tr_content.html	9/9/2020 5:06 PM	HTML Document	1,192 KB

If the project contains the GAO config file, after PnR, gao file is generated under the project creation path \impl, as shown in Figure 3-29:

- ao_0 contains the parameter files and synthesis results of AO.
- ao_control contains the parameter files and synthesis results of the control AO.
- gao.v is the netlist file after GAO synthesis, encrypted.

Figure 3-29 GAO Directory

Name	Date modified	Type	Size
ao_0	5/29/2020 9:19 AM	File folder	
ao_control	5/29/2020 9:19 AM	File folder	
gao.v	5/29/2020 9:19 AM	V File	318 KB

3.8 Timing Optimization

After PnR, you can use FloorPlanner to modify physical constraints and key path to help users realize timing closure to achieve timing optimization. For more details, see [SUG935](#), Gowin Design Physical Constraints User Guide

It needs posp and timing path files for timing optimization when using FloorPlanner, and these two files are automatically generated in PnR.

3.8.1 Timing Analysis

After PnR, timing report will be generated. If the max. frequency does not meet requirements, as shown in Figure 3-30, the timing can be optimized by FloorPlanner.

Figure 3-30 Max. Frequency

Timing Messages

Timing Summaries

STA Tool Run Summary

Clock Summary

Max Frequency Summary

Max Frequency Summary:

NO.	Clock Name	Constraint	Actual Fmax	Logic Level	Entity
1	clk_rx	100.000(MHz)	90.044(MHz)	5	TOP
2	clk_tx	100.000(MHz)	151.070(MHz)	2	TOP
3	u_pll4/p1l_inst/CLKOUT.default_gen_clk	3.125(MHz)	199.313(MHz)	3	TOP

3.8.2 Adjust Key Path

Start FloorPlanner and load posp and timing paths files, the setup and hold of timing path in Netlist window is as shown in Figure 3-31. It can highlight a path by changing "Chip Array" to "Show Place View > All Instance" as shown in Figure 3-32.

Figure 3-31 Timing Path





Figure 3-32 Timing Path Highlighted

After adjustment, click "Save" to finish as shown in Figure 3-33. After this adjustment, the timing optimization can be continued if the max. frequency still does not meet the design requirements.

Figure 3-33 Timing Path Adjusted


3.9 Download Bitstream

After optimization, the design can meet the timing requirements. Place & route to generate the bitstream file and download with Programmer to verify the design. For the usage, please see [SUG502](#), Gowin Programmer User Guide.

Select "Process > Program Device" to open Programmer, and the

programmer automatically identifies the bitstream file. After the development board ready, click "Program/Configure" to download the bitstream to the development board. It is finished as shown in Figure 3-34.

Figure 3-34 Programmer




3.10 GAO Captures Data

After the bitstream is downloaded, GAO can verify the design. For the usage, refer to the [SUG114](#), Gowin Analyzer Oscilloscope User Guide.


Click the GAO icon in the Gowin Software toolbar to open the GAO interface, which automatically identifies the GAO config file, as shown in Figure 3-35.

Figure 3-35 GAO Interface



Click Start icon in the GAO interface to capture data. After finished, GAO interface generates a window to display the waveform, as shown in Figure 3-36. The window supports cursor, zoom-out and so on, so as to facilitate the user to analyze the data.

Figure 3-36 GAO Waveform Display



3.11 Output Files


3.11.1 Place&Route Report

The Place&Route Report describes the resource, memory consumption, time consumption, etc. occupied by the user design, with the file suffix .rpt.html. Check the *.rpt.html file for further details.

Double-click "Place & Route Report" in the Process View to open Place & Route report, as shown in Figure 3-37.

For the details, refer to 6.2 Place & Route Report of [SUG100](#) Gowin Software User Guide.

Figure 3-37 Place & Route Report




3.11.2 Ports and Pins Report

The Ports and Pins Report is the ports and pins files after placement. It includes ports type, attributes, and locations, etc. The generated file is saved with the .pin.html suffix. Check the .pin.html file for further details.

Double-click Ports & Pins Report in the Process View to open Ports & Pins Report, as shown in Figure 3-38.

For the details, refer to 6.3 Ports & Pins Report of [SUG100](#) Gowin Software User Guide.

Figure 3-38 Ports & Pins Report



Pin Messages

Report Title	Gowin Pin Report
Design File	E:\IDE\MIPI_RX_TX\impl\synthesize\rev_1\MIPI_RX_TX.vm
Physical Constraints File	E:\IDE\MIPI_RX_TX\src\MIPI_RX_TX.cst
Timing Constraints File	E:\IDE\MIPI_RX_TX\src\MIPI_RX_TX.sdc
GOWIN Version	V1.9.7Beta
Part Number	GW1N-LV9PG256C6/I5
Device	GW1N-9
Created Time	Mon Sep 07 16:56:05 2020
Legal Announcement	Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.

Pin Details

Pinout by Port Name:

Port Name	Diff Pair	Loc./Bank	Constraint	Dir.	Site	IO Type	Drive	F
rstn		B3/2	Y	in	I0B12[A]	LVC MOS12	NA	L
clkx2x4		A9/3	Y	in	I0L9[A]	LVC MOS25	NA	L
lp_data0_dir_i		T14/1	Y	in	I0R4[B]	LVC MOS25	NA	L
HS_CLK_TX_P	HS_CLK_TX_N	L2,M1/2	Y	out	I0B29	MIP1	3.5	H
HS_DATA3_TX_P	HS_DATA3_TX_N	T3,R4/2	Y	out	I0B45	MIP1	3.5	H
HS_DATA2_TX_P	HS_DATA2_TX_N	T2,R3/2	Y	out	I0B43	MIP1	3.5	H
HS_DATA1_TX_P	HS_DATA1_TX_N	R1,P2/2	Y	out	I0B41	MIP1	3.5	H

3.11.3 Timing Report

The timing report is available in web format and text format. The default is web format.

The Timing report includes set-up time check, hold-time check, restoring time check, removal time check, min. clock pulse check, max. fan out path, Place & Route congestion report, etc. by default. The timing report also includes the max. frequency report.

Double-click Timing Analysis Report in the Process View to open the timing analysis report for the project, as shown in Figure 3-39.

For the details, please refer to [SUG940](#), Gowin Design Timing Constraints User Guide.

Figure 3-39 Timing Report

Timing Messages

Report Title	Gowin Timing Analysis Report
Design File	E:\VDE\MIPI_RX_TX\impl\synthesize\rev_1\MIPI_RX_TX.vm
Physical Constraints File	E:\VDE\MIPI_RX_TX\src\MIPI_RX_TX.cst
Timing Constraint File	E:\VDE\MIPI_RX_TX\src\MIPI_RX_TX.sdc
GOWIN version	V1.9.7Beta
Part Number	GW1N-LV9PG256C6/I5
Device	GW1N-9
Created Time	Mon Sep 07 16:56:05 2020
Legal Announcement	Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.

Timing Summaries

STA Tool Run Summary:

Setup Delay Model	Slow 1.14V 85C
Hold Delay Model	Fast 1.26V DC
Numbers of Paths Analyzed	3785
Numbers of Endpoints Analyzed	3982
Numbers of Falling Endpoints	1
Numbers of Setup Violated Endpoints	0
Numbers of Hold Violated Endpoints	0

3.11.4 Power Analysis Report

The Power Analysis Report helps you evaluate the basic power consumption of your design.

Double-click Power Analysis Report in the Process View to open the power analysis report as shown in Figure 3-40.

For the details, please refer to chapter 4 Power Analysis Report of [SUG282](#), Gowin Power Analysis User Guide.

Figure 3-40 Power Analysis Report

Power Messages

Report Title	Gowin Power Analysis Report
Design File	E:\VDE\MIPI_RX_TX\impl\synthesize\rev_1\MIPI_RX_TX.vm
Physical Constraints File	E:\VDE\MIPI_RX_TX\src\MIPI_RX_TX.cst
Timing Constraints File	E:\VDE\MIPI_RX_TX\src\MIPI_RX_TX.sdc
GOWIN Version	V1.9.7Beta
Part Number	GW1N-LV9PG256C6/I5
Device	GW1N-9
Created Time	Mon Sep 07 16:56:05 2020
Legal Announcement	Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.

Power Summary

Power Information:

Total Power (mW)	27.774
Quiescent Power (mW)	3.572
Dynamic Power (mW)	24.202

Thermal Information:

Junction Temperature	25.281
Theta JA	10.200
Max Allowed Ambient Temperature	Rd 717

3.12 File Encryption

3.12.1 Source File Encryption

When you need to encrypt and protect source files, you can encrypt the selected module and its sub module through Hierarchy window, as shown in Figure 3-41. For details, see [SUG100](#) Gowin Software User Guide.


Figure 3-41 Hierarchy Window

Hierarchy	
Update	
Unit	Files
<ul style="list-style-type: none"> DPHY_TOP <ul style="list-style-type: none"> Gowin_PLL(u_pll4) ROM549x17(u_ROM549x17) DPHY_TX_TOP(u_DPHY_TX_TOP) <ul style="list-style-type: none"> ~DPHY_TX.DPHY_TX_TOP_(DPHY_TX_INST) DPHY_RX_TOP(u_DPHY_RX_TOP) <ul style="list-style-type: none"> ~DPHY_RX.DPHY_RX_TOP_(DPHY_RX_INST) 	src\DPHY_TOP.v src\gowin_pll\gowin_pll.v src\ROM549X17.v src\DPHY_TX_TOP\DPHY_TX_TOP.v src\DPHY_TX_TOP\DPHY_TX_TOP.v src\DPHY_RX_TOP\DPHY_RX_TOP.v src\DPHY_RX_TOP\DPHY_RX_TOP.v
Design Process Hierarchy	

Take module DPHY_TOP as an example to introduce the file encryption.

You can right-click DPHY_TOP in the Hierarchy window and select "Pack User Design" in the right-click list to open the window, as shown in Figure 3-42.

Figure 3-42 Pack User Design Window



Select GowinSynthesis and the Target Top Module displays DPHY_TOP. Click "Pack" to start encryption. The relevant information will be printed in the Output window.

After the encryption, two files are generated under the destination path (E:\IDE\MIPI_RX_TX\src\DPHY_TOP_pack): DPHY_TOP_gowin.vp and DPHY_TOP_sim.v.

- DPHY_TOP_gowin.vp: Encrypted files;
- DPHY_TOP_sim.v: flattened synthesized plaintext netlist file that can be used for simulation.

3.12.2 Simulation File Encryption

The simulation file provided by Gowin is plaintext. In order to protect the simulation file, it can be encrypted by using third-party simulation software, such as Modelsim and vcs. Here it uses DPHY_TOP_sim.v as an example to introduce the encryption.

Encryption by Modelsim

When using modelsim, the steps to encrypt the simulation file are as follows:

1. Add macro ``protect` and ``endprotect` before and after the encrypted in the simulation file `DPHY_TOP_sim.v`;
2. Run command: `Vlog +protect DPHY_TOP_sim.v`;
3. After running the command, `DPHY_TOP_sim.vp` is generated in the work library, which is `DPHY_TOP_sim.v` encrypted file that can be used for modelsim simulation.

Encryption by vcs

When using vcs, the steps to encrypt the simulation file are as follows:

1. Add macro ``protect128` and ``endprotect128` before and after the encrypted in the simulation file `DPHY_TOP_sim.v`;
2. Run command: `Vcs +v2k -protect128 DPHY_TOP_sim.v`;
3. After running the command, `DPHY_TOP_sim.vp` is generated under the current path, which is `DPHY_TOP_sim.v` encrypted file that can be used for vcs simulation.


4 Tcl

It has introduced the usage of design GUI. The Gowin software also provides tcl for some settings. Taking MIPI design as an example, it introduces the usage of tcl. For the details, see Appendix A of [SUG100](#) Gowin Software User Guide.

4.1 Tcl Edit Window

At the bottom of the Console is the tcl edit window, where you can enter the tcl command and press Enter to run, as shown in Figure 4-1.

Figure 4-1 tcl Edit Window



4.2 Tcl Quick Start

4.2.1 rm_file

rm_file is used to remove files. Here it will introduce tcl to remove the files from the project.

Remove ROM549X17.v and DPHY_TOP.v

```
rm_file src/ROM549X17.v src/DPHY_TOP.v
```

After running the command, the Console will display the prompt for removing files, and these two files will not appear in the Design window.

4.2.2 add_file

add_file is used to add files. Here it will introduce tcl to add the removed files to the project.

```
Add ROM549X17.v and DPHY_TOP.v
```

```
add_file src/ROM549X17.v src/DPHY_TOP.v
```

After running the command, the Console will display the prompt for adding files, and these two files will appear in the Design window.

4.2.3 set_file_enable

set_file_enable is used to set whether a file can be used. Here it will introduce tcl to set DPHY_TOP.v disable/enable.

Modify DPHY_TOP.v to disable

```
Set_file_enable src/DPHY_TOP.v false
```

After running the command, the Console will display the prompt for disabling the file and DPHY_TOP.v file is grayed out in Design window.

Modify DPHY_TOP.v to enable

```
Set_file_enable src/DPHY_TOP.v true
```

After running the command, the Console will display the prompt for enabling the file and DPHY_TOP.v file is available in Design window.

4.2.4 set_option

set_option is used to set options in the project. Here it will introduce tcl to configure synthesis and PnR parameters.

- Select Synplify Pro

```
set_option -synthesis_tool synplify_pro
```
- Set TOP Module/Entity to DPHY_TOP

```
set_option -top_module DPHY_TOP
```
- Set Number of Critical Paths to 0

```
set_option -num_critical_paths 0
```
- Set Number of Start/End Points to 0

```
set_option -num_startend_points 0
```
- Set Generate SDF File to True

```
set_option -gen_sdf 1
```
- Set Generate Post-Place File to True

```
set_option -gen_posp 1
```
- Set Generate Post-PNR Simulation Model File to True

```
set_option -gen_sim_netlist 1
```
- Set Place input register to IOB to False

```
set_option -ireg_in_iob 0
```
- Set Place output register to IOB to False

```
set_option -oreg_in_iob 0
```
- Set Place inout register to IOB to False

```
set_option -ioreg_in_iob 0
```

4.2.5 run

Run is used to run a flow or all flows. Here it will introduce tcl to run synthesis and PnR flows.

- Run synthesis
Run syn
- Run PnR
Run pnr

4.2.6 set_device

set_device is used to set the target device. Here it will introduce tcl to set GW1N-9C, GW1N-LV9PG256C6/I5 as the target device.

Set GW1N-9C, GW1N-LV9PG256C6/I5 as the target device.

Set_device -name GW1N-9C GW1N-LV9PG256C6/I5

After running the command, the Console will display the device.

4.2.7 saveto

saveto is used to save the current data to the tcl script, including device, design files, and flow options. Here it will introduce tcl to save the data.

Save the current data to mipi.tcl

saveto mipi.tcl

After running the command, the mipi.tcl file is generated in the path where the project files are located.

