



Gowin Design Timing Constraints User Guide

SUG940-1.1E, 09/01/2020

Copyright© 2020 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI[®], LittleBee[®], Arora, and the GOWINSEMI logos are trademarks of GOWINSEMI and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders, as described at www.gowinsemi.com. GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
06/09/2020	1.0E	Initial version published.
09/01/2020	1.1E	<ul style="list-style-type: none">● Automotive grade added in operating condition;● The link between base clock and generated clock added.

Contents

Contents	i
List of Figures.....	iv
List of Tables.....	vii
1 About This Guide	1
1.1 Purpose.....	1
1.2 Related Documents	1
1.3 Terminology and Abbreviations.....	1
1.4 Support and Feedback	1
2 Introduction	3
3 STA Overview	4
3.1 Overview	4
3.2 Basic Model	4
3.3 Terms	5
3.4 Path.....	5
3.5 Common Timing Checks.....	6
3.5.1 Setup Time and Hold Time Check	6
3.5.2 Recovery Time and Removal Time Check.....	6
3.5.3 MPW Check	6
4 Timing Constraints Editor	7
4.1 Overview	7
4.2 Start Editor	7
4.3 Create and Open Constraints File	8
4.3.1 Create Constraints File	8
4.3.2 Open Constraints File	9

4.4 Editor Interface.....	10
4.5 Timing Constraints Interface	12
4.6 Edit SDC File	13
4.7 Create Timing Constraints	13
4.7.1 Clock Constraints	14
4.7.2 I/O Delay Constraints	22
4.7.3 Timing Path Constraints	23
4.7.4 Operating Conditions Constraints	26
4.7.5 Reports	27
4.7.6 Save	35
4.8 Priority of Timing Constraints	35
5 Timing Report.....	36
5.1 Timing Summaries	36
5.1.1 STA Tool Run Summary	37
5.1.2 Clock Summary	38
5.1.3 Max Frequency Summary	38
5.1.4 Total Negative Slack Summary	39
5.2 Timing Details	39
5.2.1 Path Slacks Table	39
5.2.2 Minimum Pulse Width Table.....	40
5.2.3 Timing Report By Analysis Type	41
5.2.4 Minimum Pulse Width Report	46
5.2.5 High Fanout Nets Report	47
5.2.6 Route Congestions Report	47
5.2.7 Timing Exceptions Report	48
5.2.8 Timing Constraints Report	51
Appendix A Timing Constraints Syntax Definition.....	53
A.1 Clock Constraints	53
A.1.1 create_clock	53
A.1.2 create_generated_clock	54
A.1.3 set_clock_latency	57

A.1.4 set_clock_uncertainty	58
A.1.5 set_clock_groups	59
A.2 I/O Delay Constraints	59
A.2.1 set_input_delay	59
A.2.2 set_output_delay	61
A.3 Timing Path Constraints	63
A.3.1 set_max_delay/ set_min_delay	63
A.3.2 set_false_path	64
A.3.3 set_multicycle_path	65
A.4 Operating Conditions Constraints	67
A.5 Timing Report Constraints	68
A.5.1 report_timing	68
A.5.2 report_high_fanout_nets	69
A.5.3 report_route_congestion	70
A.5.4 report_min_pulse_width	71
A.5.5 report_max_frequency	71
A.5.6 report_exceptions	72

List of Figures

Figure 3-1 Basic Model Diagram	4
Figure 3-2 Four Types of Timing Paths.....	5
Figure 4-1 Process View	7
Figure 4-2 Open New Timing Constraints File	8
Figure 4-3 New Timing Constraints File.....	9
Figure 4-4 Open Timing Constraints File	10
Figure 4-5 Timing Constraint Editor Interface	11
Figure 4-6 Netlist Tree View.....	11
Figure 4-7 Constraints Editing Interface.....	12
Figure 4-8 Open Timing Constraints Interface	12
Figure 4-9 Right-click to Open Timing Constraints Interface	13
Figure 4-10 Edit SDC File	13
Figure 4-11 Create Clock	14
Figure 4-12 Select Objects	15
Figure 4-13 Add Clock	16
Figure 4-14 Clock List	16
Figure 4-15 Right-click	16
Figure 4-16 Create Generated Clock Constraints	17
Figure 4-17 Select Create Generated Clock.....	18
Figure 4-18 Set Clock Latency.....	19
Figure 4-19 Set Clock Uncertainty	20
Figure 4-20 Set Clock Groups	21
Figure 4-21 Create I/O Delay Constraints.....	23
Figure 4-22 Create False Path Constraints	24
Figure 4-23 Create Max/Min Delay Constraints.....	25

Figure 4-24 Create Multicycle Path Constraints	26
Figure 4-25 Create Operating Conditions Constraints.....	27
Figure 4-26 Report Timing Interface	28
Figure 4-27 Report Timing Interface	29
Figure 4-28 Report High Fanout Nets Interface.....	30
Figure 4-29 Report High Fanout Nets Interface.....	30
Figure 4-30 Report Route Congestion Interface.....	31
Figure 4-31 Report Route Congestion Interface.....	31
Figure 4-32 Report Min Pulse Width Interface.....	32
Figure 4-33 Report Min Pulse Width Interface.....	32
Figure 4-34 Report Exception Interface	33
Figure 4-35 Report Max Frequency Interface	33
Figure 4-36 Report Exception Interface	34
Figure 4-37 Report Exception Interface	34
Figure 5-1 Static Timing Analysis Report	36
Figure 5-2 Timing Summaries.....	37
Figure 5-3 Path & Endpoints.....	38
Figure 5-4 Path Slacks Table	40
Figure 5-5 Minimum Pulse Width Table	41
Figure 5-6 Path Summary	42
Figure 5-7 Data Arrival Path.....	43
Figure 5-8 Data Required Path	43
Figure 5-9 Path Statistics	43
Figure 5-10 Hold Analysis Report	44
Figure 5-11 Recovery Analysis Report.....	45
Figure 5-12 Removal Analysis Report	46
Figure 5-13 Minimum Pulse Width.....	47
Figure 5-14 High Fanout Nets Report.....	47
Figure 5-15 Route Congestions Report	48
Figure 5-16 Test Case.....	48
Figure 5-17 Timing Exceptions Constraints	49

Figure 5-18 Timing Exceptions Report	50
Figure 5-19 report_exception Statement	51
Figure 5-20 report_exception Report	51
Figure 5-21 Timing Constraints Report	52

List of Tables

Table 1-1 Terminology and Abbreviations	1
---	---

1 About This Guide

1.1 Purpose

This manual describes the timing constraints, including the usage of timing constraints editor, syntax definition and static timing analysis report (hereinafter referred to as timing report). It aims to help users realize timing constraints and read STA reports. The software screenshots in this manual are based on 1.9.7Beta. As the software is subject to change without notice, some information may not remain relevant and may need to be adjusted according to the software that is in use.

1.2 Related Documents

The latest user guides are available on GOWINSEMI Website: www.gowinsemi.com. You can find the related documents [SUG100](#), Gowin Software User Guide.

1.3 Terminology and Abbreviations

Table 1-1 shows the abbreviations and terminology that are used in this manual.

Table 1-1 Terminology and Abbreviations

Terminology and Abbreviations	Meaning
Setup time	Setup time
Hold time	Hold time
MPW	Minimum Pulse Width
STA	Static Timing Analysis

1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions,

please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com

E-mail: support@gowinsemi.com

2 Introduction

This manual includes three parts: STA, Timing Constraint Editor and Timing Report.

The basic concepts are introduced in STA part, which is intended to help users understand the basic principles of timing analysis, master the usage of timing constraints editor and read timing reports.

The timing constraints editor is GUI tool that can create and modify SDC file, and the features are as follows:

- Supports clock constraints, such as base clock, generated clock constraints, source delay and uncertainty constraints and group constraints;
- Supports data input and output delay constraints;
- Supports exception constraints, such as multi-cycle, maximum and minimum path delay constraints, and false path constraints.
- Supports the report constraints, such as the max. frequency of the module and route congestion of grid.
- Supports operating conditions constraints;
- It provides efficient netlist lookup function and supports expression matching.
- The GUI is simple and clear.

After PnR, a timing report is generated based on the user timing constraints configuration, which has the following features:

- The report strictly follow the W3C XHTML 1.0 specification;
- The report can open with an external browser;
- It supports navigation bar and quick positioning;
- It reports all constraints generated by timing constraints editor;
- The report is easy to read.

3 STA Overview

3.1 Overview


STA comprehensively analyzes the timing model in netlist, calculates the timing delay and determines whether it meets the requirements. The designer needs to provide constraint incentives, and Gowin software completes the analysis automatically. Compared with the traditional analysis method, it features short verification time and high coverage.

Basic models, terms and concepts involved in STA are described below.

3.2 Basic Model

STA is a timing analysis model that starts from and ends with the timing component. The basic model diagram is shown in Figure 3-1. The REG1 triggers data from D to Q at the active edge. The data arrives at REG2 via logic circuit. Then the REG2 captures the data transmitting from REG1 at the active edge. STA is employed to verify whether REG2 can capture the data from the REG1 correctly.

Figure 3-1 Basic Model Diagram



The active edge of REG1 is called launch edge, and the active edge of REG2 is called latch edge. If we do not take into account the effect of the

path constraints, the interval of the two edges is usually one clock period or a half.

3.3 Terms

The basic timing units involved in the timing model are as follows:


- Cells: LUT, DFF, MUX, DL, DDR, etc.
- Pins: I/O port of cells;
- Ports: I/O ports of top-level module, usually the external pins of device;
- Nets: Line between pin and pin;
- Clocks: The clock in timing constraints.

3.4 Path

STA usually analyzes four types of paths and classifies them according to different beginnings and endings, as shown in Figure 3-2.

- I2R: From input to register;
- R2R: From register to register;
- R2O: From register to output;
- I2O: From input to output.

Figure 3-2 Four Types of Timing Paths



Gowin software calculates the data arrival time and data required time of each path.

The data arrival time refers to the time from the beginning to the end of the timing path. The data required time refers to the time when the data arrives. When calculating data arrival time, clock path has a clock skew

which refers to the time difference of the clock arriving at the clock port of different timing components.

3.5 Common Timing Checks

STA usually check the following three types of timing and provides suggestions in PnR to better meet the user's requirements for timing.

3.5.1 Setup Time and Hold Time Check

- Setup time: The shortest time for data stability before the active edge. If the time is not met, the subordinate register cannot capture data;
- Hold time: The shortest time for data stability after clock effective edge, if the time is not met, the data will be overwritten by the new data transmitted by the superior register.

3.5.2 Recovery Time and Removal Time Check

- Recovery time: Before active edge; the shortest stable time for removing asynchronous set/reset signal. If the time is not met, the register may not operate.
- Removal time: After active edge, the shortest stable time for removing asynchronous set/reset signal, if the time is not met, the register may not operate.

3.5.3 MPW Check

MPW: Min. width of high and low level recognized by chip components. The clock will not be recognized if the width is lower than MPW.

4 Timing Constraints Editor

4.1 Overview


Gowin Timing Constraints Editor supports timing commands, including clock, input/output, path constraints and clock report. Users can add timing constraints via GUI. For a simple example, see [SUG918](#), Gowin Software Quick Start User Guide.

4.2 Start Editor

You can use the Timing Constraints Editor alone or start it after synthesis.

Click "Tools> Timing Constraints Editor" to start. After running Synthesize in Process window, click "Process > Timing Constraints Editor" to start the timing constraints editor, and the netlist file will be loaded automatically as shown in Figure 4-1.

Figure 4-1 Process View



4.3 Create and Open Constraints File

4.3.1 Create Constraints File

The steps of creating constraint files are as follows:


1. Click "File > New" and "Open File" pops up;
2. Select "Timing Constraints File", as shown in Figure 4-2.

Note!

Or create constraints file in the following way:


- Click the "New" icon in the toolbar;
- Using short cut "Ctrl+N".

Figure 4-2 Open New Timing Constraints File



3. Click "OK" and New "Timing Constraints File" pops up, as shown in Figure 4-3.

Figure 4-3 New Timing Constraints File



- Name: The file name with .sdc and .scf suffixes.
- Create in: Select the path through "Browse" and it is stored in src folder in project by default;
- Add to current project: Add the constraints file to the project automatically.

4.3.2 Open Constraints File


The steps are as follows:

1. In IDE interface, click "File > Open";
2. Open "Open File" dialog box, as shown in Figure 4-4;

Note!

Or open timing constraints file in the following ways:

- Click "Open" icon in the toolbar;
- Using short cut "Ctrl + O".


Figure 4-4 Open Timing Constraints File

3. Select and open the file, supporting .sdc and .scf files.

4.4 Editor Interface


The editor interface is shown in Figure 4-5.

Figure 4-5 Timing Constraint Editor Interface




The Netlist Tree view is as shown in Figure 4-6.

Figure 4-6 Netlist Tree View



The Netlist Tree includes Top Module, I/O Ports, Nets, and Primitives.

- "  ": Check flatten list;

- : Check hierarchy list.

The constraints editing area is as shown in Figure 4-7. The left is the timing constraints type and the right is the editing area. Click a constraints type, and the constraints editing list will be displayed in editing area.

Figure 4-7 Constraints Editing Interface

Timing Constraints	Clock Name	Type	Period	Frequency	Rise	Fall	Divide by	Multiply by	Duty cycle
<ul style="list-style-type: none"> ▼ Clocks <ul style="list-style-type: none"> Clock Latency Clock Uncertainty Clock Group I/O Delay ▼ Path <ul style="list-style-type: none"> False Path Max/Min Delay Multicycle Path ▼ Report <ul style="list-style-type: none"> Report Timing Report High Fanout Nets Report Route Congestion Report Min Pulse Width Report Max Frequency Report Exception Set Operating Conditions 	base	Base	10ns	100MHz	0	5	N/A	N/A	N/A

4.5 Timing Constraints Interface

There are two GUI interfaces for timing constraints.


1. Click "Constraints" in menu. Select timing constraints command to open GUI, as shown in Figure 4-8;

Figure 4-8 Open Timing Constraints Interface

Constraints	Reports	View
<ul style="list-style-type: none"> Create Clock... Create Generated Clock... Set Clock Latency... Set Clock Uncertainty... Set Clock Groups... Set I/O Delay... Set False Path... Set Max/Min Delay... Set Multicycle Path... Set Operating Conditions... 		

2. Right click to select different timing constraints commands, as shown in Figure 4-9.


Figure 4-9 Right-click to Open Timing Constraints Interface



4.6 Edit SDC File

Gowin Software supports to read SDC file and you can manually modify the SDC file in the timing constraints editor, as shown in Figure 4-10.

Figure 4-10 Edit SDC File



4.7 Create Timing Constraints

This section introduces how to create timing constraints using editor. The created timing constraints will be written to the SDC file in the project. You can see [Appendix A](#) for details.

4.7.1 Clock Constraints

Create Clock

- You can configure parameters, such as name, period, frequency, rising edge, falling edge, etc;
- Gowin Software creates system clock with 100Mhz and 50% duty cycle by default. The rising edge reaches at 0;
- Gowin software can create multiple clocks which form multiple clock domains, support cross-clock domain analysis.


Create_clock can create a base clock for user design.

For example, Gowin Software creates the 100Mhz clock by default, while the OSC used is 50Mhz, and the user can create a base clock to resolve the frequency mismatch.

You can add clock constraints in the following two ways:


1. Add Clock constraint via Constraints:
 - a). Select "Constraints > Create Clock... ", and the "Create Clock" dialog box pops up, as shown in Figure 4-11;

Figure 4-11 Create Clock




- b). There are "Clock Name", "Waveform", and "Objects". The waveform is displayed on the right side according to the clock information. Check "Add" to add the clock to an object.
- c). Click "..." and "Select Objects" pops up, as shown in Figure 4-12;

Figure 4-12 Select Objects



- d). As shown in Figure 4-12, "Collection" specifies the object type. "Filter" is a wildcard filter. After clicking "Search", the objects are displayed on the left, and the selected will be displayed on the right. ">" adds the selected from the left list to the right list. "> >" adds all the selected from the left list to the right list. "<" removes the selected in the right list. "< <" removes all the selected in the right list.
 - e). Click "OK" to add Objects.
2. Add clock constraints via Netlist Tree:
- a). Select I/O Port or Net in Netlist Tree;
 - b). Right-click and select "Add Clock" to add a clock, as shown in Figure 4-13.

Figure 4-13 Add Clock



After finished, the constraints will be added in clock list as shown in Figure 4-14.

Figure 4-14 Clock List

Clock Name	Type	Period	Frequency	Rise	Fall	Divide by	Multiply by	Duty cycle	Phase	Offset
clk1	Base	10ns	100MHz	0	5	N/A	N/A	N/A	N/A	N/A
clk2	Base	20ns	50MHz	0	10	N/A	N/A	N/A	N/A	N/A

You can perform the following operations:

- Double-click the constraints to edit;
- Right-click and select "Remove" to remove the clock;
- Select a clock and right-click to set Clock Latency, Clock Uncertainty, or I/O Delay, as shown in Figure 4-15.

Figure 4-15 Right-click

Clock Name	Type	Period	Frequency	Rise	Fall	Divide by	Multiply by	Duty cycle
clk1	Base	10ns	100MHz	0	5	N/A	N/A	N/A
clk2	Base	20ns	50MHz	0	10	N/A	N/A	N/A

Remove

Set Clock Latency

Set Clock Uncertainty

Set I/O Delay

Set Clock Groups

Create Clock

Create Generated Clock

Note!

When a constraint is inconsistent with the PLL configuration, you should take the one created by Create Clock as the standard. A prompt will pop up in PnR.

Create Generated Clock

- Create generated clock according to the base clock;
- You can create generated clock based on the frequency division, frequency multiplication, phase and duty cycle of the base clock.

The generated clock must be based on the base clock and you can create at any node in the user design. They are usually applied to the output ports of PLL, CLKDIV and other hard cores. If you use PLL in the design, after the base clock is created, the generated clock with Objects as PLL, CLKOUT and Source as the base clock can be created. The generated clock is automatically linked to the base clock, and the generated clock is automatically corrected to adapt to the base clock when the attributes of the base clock change.

You can create the generated clock in the following two ways:

1. Create via Constraints

- a). Select "Create Generated Clock" and "Create Generated Clock" pops up, as shown in Figure 4-16;

Figure 4-16 Create Generated Clock Constraints

Create Generated Clock

Clock Name:

Source: ...

Master Clock: ▼

Relationship to source

☒ Based on frequency

Divide by: Phase:

Multiply by: Offset:

Duty cycle:

☐ Based on waveform

Edge list:

Edge shift list: ns ns ns

☐ Invert waveform ☐ Add

Objects: ...

Source clock

Generated clock

OK Cancel

- b). Select "Source", and add the clock associated with Source to "Master Clock"; When Master Clock has multiple clocks, only one of them is supported.
- c). In "Relationship to source", you can configure frequency division/multiplication, offset, duty cycle and phase, and you can also adjust edge.
- d). You can invert clocks by clicking "Invert waveform" and add clocks by clicking "Add".
- e). In "Objects", click "..." and "Select Objects" pops up to select the object.

Note!

- If there is no clock in Source, Master Clock has no option, and you need to select Source again.
- When a constraint is inconsistent with the PLL configuration, you should take the one created by Create Clock as the standard. A prompt will pop up in PnR

2. Create generated clock from clocks list:

In Clocks, right-click to select "Create Generated Clock" to create generated clock, as shown in Figure 4-17.

Figure 4-17 Select Create Generated Clock

Clock Name	Type	Period	Frequency	Rise	Fall	Divide by	Multiply by	Duty cycle	
clk1	Base	10ns	100MHz	0	5	N/A	N/A	N/A	
clk2	Base	20ns	50MHz	0	10	N/A	N/A	N/A	

Create Clock
 Create Generated Clock

The new constraints will be added.

You can perform the following operations:

- Double-click the constraints to edit;
- Select the clock and right-click to select "Remove" to remove the clock.

Set Clock Latency

- It is used to set the latency before clock signal reaching the port. You can configure the max./min. latency respectively for rising /falling edges;
- Clock latency is divided into two types: network latency and source latency;
- Network latency is internal clock path delay;
- Source latency is external clock path delay;
- Gowin Software will calculate clock network latency automatically, so


users only need to set source latency.

The latency of the clock signal from the clock source (crystal oscillator) to the FPGA clock port is called the source latency, which is not automatically known by Gowin software. The default value is 0ns. If the user knows the source latency 2ns, the Delay Value can be configured as of 2ns, and Gowin software will added 2ns value automatically in timing analysis. The results can be found in tCL of the Setup and Hold reports.

You can create clock latency constraints in the following two ways:

1. Create a new clock latency in the dialog box pops up, as shown in Figure 4-18. Configure the parameters and click "OK".
 - Rise and Fall are valid for rising edge and falling edge;
 - Early and Late indicates whether the minimum or maximum latency is set. Late is used for Setup analysis and Early is used for Hold analysis;
 - Select object in "Objects";
 - Select clock in "Clocks".

Figure 4-18 Set Clock Latency



2. Create Clock Latency in clocks list.
Select a Clock in Clocks, and right-click to select Set Clock Latency.

Set Clock Uncertainty

- Set Clock Uncertainty is used to set clock uncertainty or offset to analyze clock transmission;
- It can set uncertainty for setup and hold, or clock rising edge and falling edge.
- Users can inform Gowin software of clock jitter, pessimistic, etc. via


the constraints to affect timing.

An ideal clock signal does not generate uncertainty. However, the clock uncertainty usually exists, and Gowin software will calculate the uncertainties by default. Users can also provide a more reasonable uncertainty value according to the actual hardware environment to Gowin software for analysis. Assuming that the chip works in a strong magnetic environment and the uncertain value is 0.2ns, then Uncertainty can be set as 0.2ns. The results can be found in tUnc of the Setup and Hold reports.

The steps to create clock uncertainty are as follows:

1. In "Constraints", select "Set Clock Uncertainty" and "Set Clock Uncertainty" pops up, as shown in Figure 4-19;
 - From clock Indicates the start clock;
 - To clock Indicates the end clock;
 - Uncertainty provides uncertainty value to users;
 - Analysis type indicates the type of analysis.

Figure 4-19 Set Clock Uncertainty



2. Select in From type and To type on the left, select clocks on the right;
3. Click "OK" to add uncertainty.

Set Clock Group

- It used to specify the relationship between different clocks;
- Gowin software provides the relationship between the group members by default, and there is no correlation between groups.
- Gowin software defaults to the fact that the clock belongs to a group and is related.

The constraint is usually used for mutual exclusive or asynchronous clocks. For example, there are CLK1 and CLK2 with different frequencies in the design, and only one clock is valid at the same time via a


multiple-selection.

It is recommended that users specify the relationship between clocks and create clock group constraints for asynchronous or mutually exclusive clocks.

You can create clock group in the following ways:

1. In "Constraints", select "Set Clock Groups" and "Set Clock Groups" dialog box pops up, as shown in Figure 4-20;
 - "Group" specifies the clock, at least one clock;
 - "Exclusive" indicates the relationship between clock groups is exclusive and the clock will be invalid at the same time. For example, the clock3 output works on a timing model after clock0 and clock1 pass through a MUX2. This option is available if Clock3 is not Clock0 or Clock1 at the same time.
 - "Asynchronous" indicates that clock asynchronization is not related, and the clock has different clock sources. For example, a timing model is transmitted and sampled by Clock0 and Clock1, which can be from different external ports.

Figure 4-20 Set Clock Groups



2. Click "..." to select Clock for group.

Note!

Click "X" to remove or add group.

3. Click "OK" to save.

Note!

- Click "Add" to add a group.
- Click "Set Mutex Clocks" to add exclusive clocks.

4.7.2 I/O Delay Constraints

set_input_delay

- Set the delay value of data input and adjust the time relationship between data input and clock input;
- Specify the delay for data to arrive at a specified input port. The clock associated with the input is specified via the "-clock" parameter. The clock must be a clock existing in the design.
- The input delay can be related to rising edge (by default) or falling edge (specified by "-clock_fall").

When the input data of FPGA is too early, it will overwrite the last valid input data, which fails to latch data. At this time, the user can set a proper delay value to delay the data so that the clock has enough time to latch the data. The results can be found in the Setup and Hold reports.

Note!

- Input delay includes external clock delay, and add external clock delay when calculating delay by default; When the parameter "-source_latency_included" is specified, the external clock delay is not added when calculating the delay.
- By default, when the same clock constraints to a port is added, the second will override the first constraints unless the -add_delay parameter is specified;
- The input delay type in the timing report is "tIn".

set_output_delay

- Set the delay value of data output and adjust the time relationship between data output and clock output;
- Specify output delay and the reference clock of output delay; Output delay is associated with clock rising edge by default, and you can specify output delay is associated with falling edge by configuring "-clock_fall".

When the output data of FPGA is too early, it will overwrite the last valid output data, which fails to latch data. At this time, the user can set a proper delay value to delay the data so that the clock has enough time to latch the data. The results can be found in the Setup and Hold reports.

Note!

- By default, the external clock delay is not included in output delay; When parameter "-source_latency_included" configured, the external clock delay is included in the output delay;
- By default, the constraints overwrite the constraint that is added to the same port with same clock and different edges. You can avoid this via parameter "-add_delay";
- The output delay type in the timing report is "tOut".

You can create I/O delay constraints as follows:

1. In "Constraints", select "Set I/O Delay" and "Set I/O Delay" pops up, as shown in Figure 4-21;
 - "Clock name" indicates the clock associated with the input/output port;
 - You can configure delay type, maximum and minimum delay, clock edge, etc in "Options".
 - You can select "Input delay" or "Output delay", and they are exclusive.
 - You can set max. and min. IO delay.
 - You can set delay value in "Delay value";
 - Objects specify the input/output port for the constraints.

Figure 4-21 Create I/O Delay Constraints

2. Click "OK" to save the constraints.

4.7.3 Timing Path Constraints

Set False Path

Gowin software will analyze all timing paths. Set False Path specifies the paths in the design that do not need to be analyzed. It is recommended for users to specify paths that need not be analyzed.

There are usually two types of timing paths that do not require analysis:

- The logic unrelated to operating, such as the test circuit;
- The path across the asynchronous clock domain. Assuming that there are register A and register B, A outputs data to B, and A and B are respectively driven by asynchronous clocks CLK1 and CLK2. Then From can be configured as CLK1 and To as CLK2, and the path from CLK1 launch to CLK2 latch will not be analyzed.

Note!

In addition, paths that are constrained to False are no longer optimized in PnR, which improves PnR efficiency.

You can create False Path constraints as follows:

1. Select "Constraints > Set False Path", then "Set False Path" pops up, as shown in Figure 4-22;
 - Analysis type specifies the Setup or Hold;
 - From indicates the starting of the path;
 - To indicates the ending of the path;
 - Through indicates the points where the path passes.

Figure 4-22 Create False Path Constraints



2. Click "..." to select the objects as shown in Figure 4-12. Click "OK" to save.

Set Max/Min Delay

Specify the maximum and minimum delay values on a path.


It is usually used in TPD (pin-to-pin delay) analysis. If the input port A is output to port B after combinational logic, Gowin software does not analyze and report the path from port A to port B by default. The user can use this constraint to specify a delay value from port A to port B. Gowin software automatically calculates, analyzes and reports the path specified by the user. The maximum delay is reported in Setup, and the minimum

delay is reported in Hold.

You can create Max/Min Delay constraints as follows:

1. Select "Constraints > Set Max/Min Delay", then "Set Max/Min Delay" pops up, as shown in Figure 4-23;
 - From indicates the starting of the path;
 - To indicates the ending of the path;
 - Through indicates the points where the path passes;
 - Users can set delay value in Delay value;

Figure 4-23 Create Max/Min Delay Constraints



2. Select type in Delay Type (Max or Min) and select object in From and To. Click "OK" to save.

Set MultiCycle Path

By default, Gowin software performs single-cycle clock analysis, that is, the check of setup time is on the active clock edge of the next clock cycle at the edge of the source clock, but this method does not apply to certain timing paths. Logic design circuit is the most typical example. More than one clock cycle data shall be needed to stabilize if a logic circuit calculates more complex or long path.

If the data on the timing Path_A in the design needs two cycles to stabilize, and Gowin software defaults to the one cycle analysis. The user needs to set Value to 2, and Gowin software can analyze according to the value. The results can be found in the Setup and Hold reports.

Note!

- Setting the multicycle path command will affect the setup time and the hold time. If the -setup or -hold option is not specified, the Gowin software defaults to -setup. If -setup


value is set, hold value will not be affected.

- Gowin software provides the function to automatically repair Hold by default. If the user specifies a hold value, Gowin software will prioritize user setting.

You can create multicycle path constraints as follows:

1. Select "Constraints > Set Multicycle Path", then "Set Multicycle Path" pops up , as shown in Figure 4-24;
 - Reference clock indicates whether the reference clock is launch or latch clock;
 - Analysis type specifies the Setup or Hold;
 - From indicates the starting of the path;
 - To indicates the ending of the path;
 - Users can set delay value in Delay value;

Figure 4-24 Create Multicycle Path Constraints



2. Click "OK" to save the constraints.

4.7.4 Operating Conditions Constraints

The dealy model used in timing constraints analysis can specify the speed level, model type and so on. Gowin software uses Slow Model for Setup analysis and Fast Model for Hold analysis by default.

Users can also customize the timing model. For example, in the case of hot and unstable power supply, the slow delay model can be specified. You can check the delay model in STA Tool Run Summary.

You can create operating conditions constraints as follows:

1. Select "Constraints > Set Operating Conditions", then "Set Operating Conditions" pops up , as shown in Figure 4-25;

- Grade: Commercial, industrial and automotive.
- Model can be divided into slow and fast. Slow applies to high temperature and low pressure, and fast applies to low temperature and high pressure.
- Hold and Setup indicate hold time and setup time.
- Max function is the same as Setup, and Min function is the same as Hold.
- Max-Min is equivalent to selecting both Max and Min.

Figure 4-25 Create Operating Conditions Constraints

Note!

- When the grade and speed set does not match the chip, the actual constraint shall prevail.
- If the grade and speed of the actual constraints do not support the current project, the backend will give warning message (Console window).
- The engineering sample (ES) uses the slowest speed to analyze the timing sequence by default, and you can set the speed of engineering sample as required.

4.7.5 Reports

Report Timing


According to the set parameters, Gowin software can provide reports with more details.

For example, Gowin software reports 25 Setup analysis paths by default. When users need to view the analysis of 35 worst Setup paths, enter 35 in "Max Paths", as shown in Figure 4-27. The results can be found in the Setup and Hold reports.

The steps are as follows:


1. Select "Timing Constraints > Report Timing" and right-click to select "Create Report", as shown in Figure 4-26.

Figure 4-26 Report Timing Interface



2. Select "Create Report" and Figure 4-27 pops up;
 - Path: Specify the max. paths, the max. common paths, the max./min. logic level;
 - Clocks: Specify the associated clock;
 - Objects: Specify the start and end objects of the analysis;
 - Analysis Type: Specify Setup, Hold, Recovery and Removal;
 - Module Instance: Specify the instance name.

Figure 4-27 Report Timing Interface



The **Report Timing** dialog box is shown with the following sections:

- Clocks:**
 - From clock: [dropdown]
 - To clock: [dropdown]
- Objects:**
 - From: [text box] [button ...]
 - Through: [text box] [button ...]
 - To: [text box] [button ...]
- Analysis Type:**
 - ☒ Setup
 - ☐ Hold
 - ☐ Recovery
 - ☐ Removal
- Path:**
 - Max Paths: [text box] Min Logic Level: [text box]
 - Max Common Paths: [text box] Max Logic Level: [text box]
- Module Instance:** [text box] [button ...]

Buttons: **OK** (highlighted with a blue border), **Cancel**

3. Click "OK" to save.


Report High Fanout Nets

It reports the number of fans for Net, 10 of the largest by default.

If the user needs to view the net between 5 and 7, the user can specify Min Fanout as 5 and Max Fanout as 7. The results can be viewed in High Fanout Nets Report.


The steps are as follows:

1. Select "Timing Constraints > Report High Fanout Nets"
2. Right-click and select "Create Report", as shown in Figure 4-28;

Figure 4-28 Report High Fanout Nets Interface

3. Select "Create Report" and Figure 4-29 pops up;

- Max Net: Specify the max. number;
- Min and Max Fanout: Specify the min. and max. fanout;
- Report Clock Net: Report the net connected to the clock input of the timing component;
- Report Set/Reset Net: Report the net connected to the reset input of the timing component;
- Ascending: Specify the net order, ascending by default.

Figure 4-29 Report High Fanout Nets Interface

4. Click "OK" to save.

Report Route Congestion


It reports the route congestion, 10 of the worst grid by default.

It usually reports the congestion on a specific grid, such as the Grid R4C4. The results can be in Route Congestions Report.

The steps are as follows:


1. Select "Timing Constraints > Report Route Congestion";
2. Right-click and select "Create Report", as shown in Figure 4-30;

Figure 4-30 Report Route Congestion Interface



3. Select "Create Report" and Figure 4-31 pops up;
 - Max Grid Number: Specify max. grid number;
 - Min and Max Route Congestion: Specify the min. and route congestion;
 - Grid Location: Specify the grid.

Figure 4-31 Report Route Congestion Interface



4. Click "OK" to save.

Report Min Pulse Width


It reports the minimum pulse width, 10 by default.

Users can use this constraint to report a pulse width in a specific range or on a specific object. If a Reg11_Z exists in the design, users can specify Reg11_Z. The results can be viewed in Minimum Pulse Width Report.

The steps are as follows:


1. Select "Timing Constraints > Report Min Pulse Width";
2. Right-click and select "Create Report", as shown in Figure 4-32;

Figure 4-32 Report Min Pulse Width Interface



3. Select "Create Report" and Figure 4-33 pops up;
 - Max Clock Path: Specify the max. number;
 - Minimum and Maximum Pulse Width: Specify the min. and max. pulse width;
 - Detail: Whether a detailed path is reported;
 - Objects: Specify the timing component that needs to be reported.

Figure 4-33 Report Min Pulse Width Interface



- Click "OK" to save.

Report Max Frequency


It reports the max. frequency and Gowin software reports the max. frequency of the top by default.

It can report the max. frequency of a specific module, such as the sp_inst in the design, and the module instance can be set to sp_inst. Gowin software automatically analyzes and reports the max. frequency of a given module, and the results can be viewed in Max Frequency Summary.

The steps are as follows:


- Select "Timing Constraints > Report > Report Max Frequency";
- Right-click and select "Create Report", as shown in Figure 4-34;

Figure 4-34 Report Exception Interface



- Select "Create Report" and Figure 4-35 pops up. Enter the instance name in "Module Instance".

Figure 4-35 Report Max Frequency Interface



- Click "OK" to save.


Report Exception

For the report exception, see [Timing Exceptions Report](#).

The operation steps are as follows:

1. In main interface, select "Timing Constraints > Report > Report Exception";
2. Right-click on the right in the blank and pop up "Create Report", as shown in Figure 4-36;

Figure 4-36 Report Exception Interface




3. Select "Create Report" and Figure 4-37 pops up;

Note!

For the introduction of the options, see Report Timing.

Figure 4-37 Report Exception Interface



4. Click "OK" to save.

4.7.6 Save

After editing all constraints, click "File > Save" or "File > Save As" to save the constraints in .sdc file, see [Appendix A Timing Constraints Syntax Definition](#) for details.

4.8 Priority of Timing Constraints

Gowin software provides multiple types of timing constraints. The following priority is from low to high.

1. create_clock and create_generated_clock
2. set_multicycle_path
3. set_max_delay and set_min_delay
4. set_false_path
5. set_clock_groups

Note!

Only the timing constraints which may produce competition on the same path can be sorted.

5 Timing Report

This chapter will describe STA to help users to learn the timing report. As shown in Figure 5-1, the report is divided into the navigation bar and the content bar, and the title in the navigation bar will be highlighted in red when there is no analysis.

Figure 5-1 Static Timing Analysis Report

Timing Messages

Report Title	Gowin Timing Analysis Report
Design File	E:\8bit_counter\impl\gwsynthesis\8bit_counter.vg
Physical Constraints File	---
Timing Constraint File	---
GOWIN version	V1.9.6Beta
Part Number	GW1NZ-ZV1FN32I3
Created Time	Fri May 29 14:42:00 2020
Legal Announcement	Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.

Timing Summaries

STA Tool Run Summary:

Setup Delay Model	Slow 0.855V 85C
Hold Delay Model	Fast 0.945V 0C
Numbers of Paths Analyzed	3
Numbers of Endpoints Analyzed	3
Numbers of Falling Endpoints	0
Numbers of Setup Violated Endpoints	1
Numbers of Hold Violated Endpoints	0

Clock Summary:

Clock Name	Type	Period	Frequency(MHz)	Rise	Fall	Source	Master	Objects
DEFAULT_CLK	Base	10.000	100.000	0.000	5.000			clk_ibuf/1

Max Frequency Summary:

NO.	Clock Name	Constraint	Actual Fmax	Logic Level	Entity
1	DEFAULT_CLK	100.000(MHz)	61.646(MHz)	1	TOP

Total Negative Slack Summary:

Clock Name	Analysis Type	Endpoints TNS	Number of Endpoints
------------	---------------	---------------	---------------------

5.1 Timing Summaries

Timing Summaries is composed of four parts: STA Tool Run Summary, Clock Summary, Max Frequency Summary and Total Negative Slack Summary, as shown in Figure 5-2.

Figure 5-2 Timing Summaries

Timing Summaries

STA Tool Run Summary:

Setup Delay Model	Slow 2.375V 85C
Hold Delay Model	Fast 2.625V 0C
Numbers of Paths Analyzed	3
Numbers of Endpoints Analyzed	3
Numbers of Falling Endpoints	1
Numbers of Setup Violated Endpoints	0
Numbers of Hold Violated Endpoints	0

Clock Summary:

Clock Name	Type	Period	Frequency(MHz)	Rise	Fall	Source	Master	Objects
DEFAULT_CLK	Base	10.000	100.000	0.000	5.000			clk_ibuf/I

Max Frequency Summary:

NO.	Clock Name	Constraint	Actual Fmax	Logic Level	Entity
1	DEFAULT_CLK	100.000(MHz)	348.397(MHz)	1	TOP


Total Negative Slack Summary:

Clock Name	Analysis Type	Endpoints TNS	Number of Endpoints
DEFAULT_CLK	Setup	0.000	0
DEFAULT_CLK	Hold	0.000	0

5.1.1 STA Tool Run Summary

- Setup Delay Model: Data model for setup analysis used by Gowin software.
- Hold Delay Model: Data model for hold analysis used by Gowin software.
- Numbers of Paths Analyzed: The number of static timing analysis paths. As shown in Figure 5-3, three timing paths, Path1, Path2 and Path3, are analyzed.
- Numbers of Endpoints Analyzed: The endpoint of the analysis timing path. As shown in Figure 5-3, three endpoints are analyzed, labeled as Endpoint1, Endpoint2 and Endpoint3.
- Numbers of Falling Endpoints: The number of falling edges triggered of endpoints analysis. As shown in Figure 5-3, if the reg12 is DFFN and the trigger mode is the falling edge, D is the endpoint of falling edge.
- Numbers of Setup Violated Endpoints: The number of the endpoints that can not meet setup after timing analysis.
- Numbers of Hold Violated Endpoints: The number of the endpoints that can not meet hold after timing analysis.

Figure 5-3 Path & Endpoints



5.1.2 Clock Summary

It reports all clocks in the user design, including the generated clocks.

- Clock Name: The name of the clock.
- Type: Base and Generated. Base represents the base clock and generated represents the generated clock.
- Period: The clock period.
- Frequency (MHz): Clock frequency, $\text{Frequency} = 1/\text{Period}$.
- Rise: Clock rise time.
- Fall: Clock fall time.
- Source: The clock source, got from port, pin, net and reg.
- Master: The generated clock is the master clock.
- Objects: Clock objects such as port, pin, net and reg.

5.1.3 Max Frequency Summary

- NO.: Number
- Clock Name: The clock name that drives the timing model.
- Constraint: The clock frequency of in SDC or the default clock frequency when there is no.
- Actual Fmax: The max. actual frequency of after PnR.
- Logic Level: The logical level of the worst timing paths driven by the clock.
- Entity: The max. frequency of modules. The default is TOP.

Note!

- When there is no drive timing model after PnR, it is "No timing paths to get frequency of *".
- The max. clock frequency only reports the clock on the timing model (including generated clock) driven by the same clock;
- It is recommended to add complete timing constraints to the design.

5.1.4 Total Negative Slack Summary

- Clock Name: The name of the clock.
- Analysis Type: Setup or Hold.
- Endpoints TNS: The time of the endpoints with TNS in timing path driven by clock (ClockName).
- Number of Endpoints: The number of endpoints with TNS in the timing path driven by the clock (ClockName).

5.2 Timing Details

5.2.1 Path Slacks Table

The path slacks table includes Setup Paths Table, Hold Paths Table, Recovery Paths Table and Removal Paths Table. Setup includes the analysis of Recovery and Hold includes the analysis of Removal. The header description of Figure 5-4 is as follows:

- Path Number: Path number, up to 25 by default.
- Path Slack: It is equal to the time of data request minus the time of data arrival, and the timing is not satisfied when it is negative.
- From Node: The start node for timing analysis of the previous level timing component.
- To Node: The end node for timing analysis of the next level timing component.
- From Clock: The clock and edge of the previous level timing component. Where the edge type refers to the rising or falling edge.
- To Clock: The latch clock and latch edge of the next level timing component.
- Relation: The time relationship between the transmitting clock and the sampling clock.
- Clock Skew: Clock skew. The time difference between the transmitting clock and the sampling clock to arrive at the previous level and next level timing components.

- Data Delay: Data delay on the path.

Note!

- It reports "Nothing to report!" when no timing path is available for analysis.
- The worst 25 paths are analyzed by default. If the path you need to check is not within these 25 paths, the SDC constraint command `report_timing` can be used to report. For the details, see Timing Report.
- Timing path of cross-clock domain is analyzed by default. contains time-domain. If you do not care about cross-clock domain analysis, you can configure through `set_clk_group` or `set_false_path`. For the details, see Set Clock Group or Set False Path.

Figure 5-4 Path Slacks Table

Path Slacks Table:

Setup Paths Table

Report Command: `report_timing -setup -max_paths 25 -max_common_paths 1`

Path Number	Path Slack	From Node	To Node	From Clock	To Clock	Relation	Clock Skew	Data Delay
1	6.992	reg11_Z/Q	reg12/CLEAR	DEFAULT_CLK:[R]	DEFAULT_CLK:[R]	10.000	0.000	2.756

Hold Paths Table

Report Command: `report_timing -hold -max_paths 25 -max_common_paths 1`

Path Number	Path Slack	From Node	To Node	From Clock	To Clock	Relation	Clock Skew	Data Delay
1	1.659	reg11_Z/Q	reg12/CLEAR	DEFAULT_CLK:[R]	DEFAULT_CLK:[R]	0.000	0.000	1.677

Recovery Paths Table

Report Command: `report_timing -recovery -max_paths 25 -max_common_paths 1`

Path Number	Path Slack	From Node	To Node	From Clock	To Clock	Relation	Clock Skew	Data Delay
1	6.992	reg11_Z/Q	reg12/CLEAR	DEFAULT_CLK:[R]	DEFAULT_CLK:[R]	10.000	0.000	2.756

Removal Paths Table

Report Command: `report_timing -removal -max_paths 25 -max_common_paths 1`

Path Number	Path Slack	From Node	To Node	From Clock	To Clock	Relation	Clock Skew	Data Delay
1	1.659	reg11_Z/Q	reg12/CLEAR	DEFAULT_CLK:[R]	DEFAULT_CLK:[R]	0.000	0.000	1.677

5.2.2 Minimum Pulse Width Table

It is the minimum pulse width table which can be recognized by timing component. Pulse width is the duration of active high/low level signals. The worst 10 are reported by default, as shown in Figure 5-5. The table header is described as follows:

- Number: Ascending order, 10 by default.
- Slack: The slack value of the minimum pulse width.
- Actual Width: The actual pulse width that the component can recognize in STA after PnR.
- Required Width: The minimum pulse width required by the component.
- Type: Low Pulse Width and High Pulse Width.
- Clock: Clock for minimum pulse width analysis.
- Objects: Instance object of timing component for minimum pulse width

analysis.

Note!

It reports as "Nothing to report!" when there is no minimum pulse width analysis report.

Figure 5-5 Minimum Pulse Width Table

Minimum Pulse Width Table:

Report Command: `report_min_pulse_width -nworst 10 -detail`

Number	Slack	Actual Width	Required Width	Type	Clock	Objects
1	2.738	4.238	1.500	Low Pulse Width	DEFAULT_CLK	reg12
2	2.738	4.238	1.500	Low Pulse Width	DEFAULT_CLK	reg11_Z
3	2.813	4.313	1.500	High Pulse Width	DEFAULT_CLK	reg12
4	2.813	4.313	1.500	High Pulse Width	DEFAULT_CLK	reg11_Z

5.2.3 Timing Report By Analysis Type

It includes Setup Analysis Report, Hold Analysis Report, Recovery Analysis Report and Removal Analysis Report, where Setup Analysis Report includes Recovery Analysis Report and Hold Analysis Report includes Removal Analysis Report. The analysis methods are consistent. The four types of analysis are described below.

Setup Analysis Report

The setup analysis report is used to analyze the time to stabilize data before the clock rising edge arrives. If the time is not enough, the data will not be stably transmitted to the timing component at the clock rising edge.

Gowin software calculates, analyzes and prints the arrival time, request time, sampling clock and transmitting clock on the path for reference.

The report is generated by the command `report_timing -setup`. Gowin software analyzes and reports the 25 timing paths with the worst slack by default, including Path Summary, Data Arrival Path and Path Statistics.

1. Path Summary, as shown in Figure 5-6, is a summary of the path:

- Slack: The latest time of arrival minus the actual time of arrival of the data. Positive value indicates timing closure, and negative value indicates timing non-closure.
- Data Arrival Time: The time of launch edge to arrive at the data port of the next level timing component.
- Data Required Time: The time of latch edge to arrive at the clock port of the next level timing component.
- From: The previous level timing component.
- To: The next level timing component.
- Launch Clock: The clock that provides the launch edge and the

edge type. The edge includes R (Rise) and F (Fall).

- Latch Clock: The clock that provides the latch edge and the edge type. The edge includes R and F.

Figure 5-6 Path Summary

Path Summary:

Slack	5.789
Data Arrival Time	6.767
Data Required Time	12.556
From	reg11_Z
To	reg12_Z
Launch Clk	sysclk1:[R]
Latch Clk	sysclk1:[R]

2. Data Arrival Path, as shown in Figure 5-7, is the path of data arrival, and the header is described below:

- At: A time node on the timing path.
- DELAY: A delay value meaning a time interval.
- TYPE: The type of node on the timing path, which is not available when null.

Note!

In Figure 5-7, TYPE description is as follows:

- tCL: Time of clock latency;
- tINS: Time of module instance;
- tNET: Time of net;
- tC2Q: Time of clock to quit.
- RF: The inverse type. RR indicates the positive pulse and not inverse; FF indicates the negative pulse and not inverse; RF indicates that the positive pulse is inverted to the negative pulse, and FR indicates that the negative pulse is inverted to the positive pulse.
- FANOUT: Fanout.
- LOC: The physical position of the currently analyzed component in the FPGA chip, and UNPLACE means no location, such as DHCEN.
- NODE: Node on the static timing analysis path, including instance name, port, clock and active clock edge time.

Figure 5-7 Data Arrival Path

Data Arrival Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
0.000	0.000					active clock edge time
0.000	0.000					sysclk1
0.000	0.000	tCL	RR	1	IOL7[A]	clk1_ibuf/I
0.943	0.943	tINS	RR	2	IOL7[A]	clk1_ibuf/O
3.236	2.293	tNET	RR	1	IOL2[B]	reg11_Z/CLK
3.786	0.550	tC2Q	RF	1	IOL2[B]	reg11_Z/Q
6.767	2.981	tNET	FF	1	R5C9[1][A]	reg12_Z/D

3. **Data Required Path** The data required path is the path through which the clock reaches the clock port from the active edge. As shown in Figure 5-8, the header matches the data arrival path.

Figure 5-8 Data Required Path

Data Required Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
10.000	10.000					active clock edge time
10.000	0.000					sysclk1
10.000	0.000	tCL	RR	1	IOL7[A]	clk1_ibuf/I
10.943	0.943	tINS	RR	2	IOL7[A]	clk1_ibuf/O
13.236	2.293	tNET	RR	1	R5C9[1][A]	reg12_Z/CLK
13.036	-0.200	tUnc				reg12_Z
12.556	-0.480	tSu		1	R5C9[1][A]	reg12_Z

4. **Path Statistics**, as shown in Figure 5-9, is the statistics of the path:
- **Clock Skew:** Clock skew.
 - **Setup Relationship:** The time relationship between the previous level timing component transmitting data and the next level timing component latching data.
 - **Logic Level:** The number of logic levels; 0 refers to a direct connection.
 - **Arrival Clock Path Delay:** The clock delay on the Data Arrival Path. Cell indicates the logical delay; Route indicates the route delay, and tC2Q indicates the internal delay.
 - **Arrival Data Path Delay:** The data delay on the Data Arrival Path.
 - **Required Clock Path Delay:** The clock delay on the Data Required Path.

Figure 5-9 Path Statistics

Path Statistics:

Clock Skew	0.000
Setup Relationship	10.000
Logic Level	1
Arrival Clock Path Delay	cell: 0.943, 29.131%; route: 2.293, 70.869%
Arrival Data Path Delay	cell: 0.000, 0.000%; route: 2.981, 84.423%; tC2Q: 0.550, 15.577%
Required Clock Path Delay	cell: 0.943, 29.131%; route: 2.293, 70.869%

Hold Analysis Report

Figure 5-10 is hold analysis report, which is used to analyze the time to stabilize data after the the clock rising edge arrives. If the time is not enough, the data will not be stably transmitted to the timing component. Gowin software calculates and analyzes the arrival time, request time, sampling clock and transmitting clock on the path. The report is generated by the command `report_timing -hold`. It reports the 25 timing paths with the worst slack by default. For the report header, see Setup Analysis Report.

Figure 5-10 Hold Analysis Report

Hold Analysis Report						
Report Command: <code>report_timing -hold -max_paths 25 -max_common_paths 1</code>						
Path1						
Path Summary:						
Slack	1.003					
Data Arrival Time	3.554					
Data Required Time	2.551					
From	reg11_s0					
To	reg12_s0					
Launch Clk	sysclk:[R]					
Latch Clk	sysclk:[R]					
Data Arrival Path:						
AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
0.000	0.000					active clock edge time
0.000	0.000					sysclk
0.000	0.000	tCL	RR	1	IOL11[A]	clk_ibuf/I
0.811	0.811	tINS	RR	2	IOL11[A]	clk_ibuf/O
2.533	1.723	tNET	RR	1	R2C9[0][A]	reg11_s0/CLK
2.933	0.400	tC2Q	RR	1	R2C9[0][A]	reg11_s0/Q
3.554	0.621	tNET	RR	1	R2C9[1][A]	reg12_s0/CLEAR
Data Required Path:						
AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
0.000	0.000					active clock edge time
0.000	0.000					sysclk
0.000	0.000	tCL	RR	1	IOL11[A]	clk_ibuf/I
0.811	0.811	tINS	RR	2	IOL11[A]	clk_ibuf/O
2.533	1.723	tNET	RR	1	R2C9[1][A]	reg12_s0/CLK
2.533	0.000	tUnc				reg12_s0
2.551	0.018	tHld		1	R2C9[1][A]	reg12_s0
Path Statistics:						
Clock Skew	0.000					
Hold Relationship	0.000					
Logic Level	1					
Arrival Clock Path Delay	cell: 0.811, 31.998%; route: 1.723, 68.002%					
Arrival Data Path Delay	cell: 0.000, 0.000%; route: 0.621, 60.818%; tC2Q: 0.400, 39.182%					
Required Clock Path Delay	cell: 0.811, 31.998%; route: 1.723, 68.002%					

Recovery Analysis Report

Figure 5-11 is the recovery time report, which analyzes the shortest time to keep stable for signal to remove asynchronous reset before clock active edge. If the time is not met, the register may not operate. The report is generated by the command `report_timing -recovery`. It reports the 25 timing paths with the worst slack by default. For the table header, see Setup Analysis Report.

Figure 5-11 Recovery Analysis Report

Recovery Analysis Report

Report Command: report_timing -recovery -max_paths 25 -max_common_paths 1

Path1

Path Summary:

Slack	8.355
Data Arrival Time	4.629
Data Required Time	12.984
From	reg11_s0
To	reg12_s0
Launch Clk	sysclk:[R]
Latch Clk	sysclk:[R]

Data Arrival Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
0.000	0.000					active clock edge time
0.000	0.000					sysclk
0.000	0.000	tCL	RR	1	IOL11[A]	clk_ibuf/I
0.943	0.943	tINS	RR	2	IOL11[A]	clk_ibuf/O
3.236	2.293	tNET	RR	1	R2C9[0][A]	reg11_s0/CLK
3.786	0.550	tC2Q	RF	1	R2C9[0][A]	reg11_s0/Q
4.629	0.843	tNET	FF	1	R2C9[1][A]	reg12_s0/CLEAR

Data Required Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
10.000	10.000					active clock edge time
10.000	0.000					sysclk
10.000	0.000	tCL	RR	1	IOL11[A]	clk_ibuf/I
10.943	0.943	tINS	RR	2	IOL11[A]	clk_ibuf/O
13.236	2.293	tNET	RR	1	R2C9[1][A]	reg12_s0/CLK
13.036	-0.200	tUnc				reg12_s0
12.984	-0.052	tSu		1	R2C9[1][A]	reg12_s0

Path Statistics:

Clock Skew	0.000
Setup Relationship	10.000
Logic Level	1
Arrival Clock Path Delay	cell: 0.943, 29.131%; route: 2.293, 70.869%
Arrival Data Path Delay	cell: 0.000, 0.000%; route: 0.843, 60.531%; tC2Q: 0.550, 39.469%
Required Clock Path Delay	cell: 0.943, 29.131%; route: 2.293, 70.869%

Removal Analysis Report

Figure 5-12 is removal time report, which analyzes the shortest time to keep stable for signal to remove asynchronous reset. If the time is met, the register may not operate. The report is generated by the command report_timing - removal. It reports the 25 timing paths with the worst slack by default. For the table header, see Setup Analysis Report.

Figure 5-12 Removal Analysis Report

Removal Analysis Report						
Report Command: report_timing -removal -max_paths 25 -max_common_paths 1						
Path1						
Path Summary:						
Slack	1.003					
Data Arrival Time	3.554					
Data Required Time	2.551					
From	reg11_s0					
To	reg12_s0					
Launch Clk	sysclk:[R]					
Latch Clk	sysclk:[R]					
Data Arrival Path:						
AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
0.000	0.000					active clock edge time
0.000	0.000					sysclk
0.000	0.000	tCL	RR	1	IOL11[A]	clk_ibuf/I
0.811	0.811	tINS	RR	2	IOL11[A]	clk_ibuf/O
2.533	1.723	tNET	RR	1	R2C9[0][A]	reg11_s0/CLK
2.933	0.400	tC2Q	RR	1	R2C9[0][A]	reg11_s0/Q
3.554	0.621	tNET	RR	1	R2C9[1][A]	reg12_s0/CLEAR
Data Required Path:						
AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
0.000	0.000					active clock edge time
0.000	0.000					sysclk
0.000	0.000	tCL	RR	1	IOL11[A]	clk_ibuf/I
0.811	0.811	tINS	RR	2	IOL11[A]	clk_ibuf/O
2.533	1.723	tNET	RR	1	R2C9[1][A]	reg12_s0/CLK
2.533	0.000	tUnc				reg12_s0
2.551	0.018	tHld		1	R2C9[1][A]	reg12_s0
Path Statistics:						
Clock Skew	0.000					
Hold Relationship	0.000					
Logic Level	1					
Arrival Clock Path Delay	cell: 0.811, 31.998%; route: 1.723, 68.002%					
Arrival Data Path Delay	cell: 0.000, 0.000%; route: 0.621, 60.818%; tC2Q: 0.400, 39.182%					
Required Clock Path Delay	cell: 0.811, 31.998%; route: 1.723, 68.002%					

5.2.4 Minimum Pulse Width Report

The minimum pulse width report analyzes all the minimum pulse width on the timing analysis path. As shown in Figure 5-13, the description is as follows:

- Actual Width: The actual pulse width, whose value is Early clock Path minus Late clock Path.
- Required Width: The minimum width required by the component. If it is less than that width, the low level pulse will not be recognized.
- Slack: The actual pulse width minus the required pulse width.
- Type: The pulse type. Low Pulse Width and High Pulse Width.
- Clock: Clock for STA.
- Objects: The current objects.
- Late clock Path: For the high pulse width, it is the path from which the logic high signal starts. For the low pulse width, it is the path from which the logic low signal starts.

- **Early clock Path:** For the high pulse width, it is the path from which the logic high signal ends. For the low pulse width, it is the path from which the logic low signal ends.

Figure 5-13 Minimum Pulse Width**MPW Summary:**

Slack:	2.738
Actual Width:	4.238
Required Width:	1.500
Type:	Low Pulse Width
Clock:	sysclk1
Objects:	reg12_Z

Late clock Path:

AT	DELAY	TYPE	RF	NODE
5.000	0.000			active clock edge time
5.000	0.000			sysclk1
5.000	0.000	tCL	FF	clk1_ibuf/I
5.945	0.945	tINS	FF	clk1_ibuf/O
8.295	2.350	tNET	FF	reg12_Z/CLK

Early clock Path:

AT	DELAY	TYPE	RF	NODE
10.000	0.000			active clock edge time
10.000	0.000			sysclk1
10.000	0.000	tCL	RR	clk1_ibuf/I
10.811	0.811	tINS	RR	clk1_ibuf/O
12.533	1.723	tNET	RR	reg12_Z/CLK

5.2.5 High Fanout Nets Report

High fanout nets report analyzes all the net fanout on the timing analysis path, and also the worst slack and max. delay. The default value is 10. As shown in Figure 5-14, the description is as follows:

- **FANOUT:** The fanout of the net.
- **NET NAME:** The net name.
- **WORST SLACK:** The worst slack on the net and more than one slack may on one net.
- **MAX DELAY:** The max. delay on the net.

Figure 5-14 High Fanout Nets Report**High Fanout Nets Report:**

Report Command: report_high_fanout_nets -max_nets 10

	FANOUT	NET NAME	WORST SLACK	MAX DELAY
2		clk1_c	5.789	2.350
2		clk2_c	17.616	2.350
1		reg21_i	17.616	0.000
1		reg11	5.789	2.981
1		reg21	17.616	0.403

5.2.6 Route Congestions Report

As shown in Figure 5-15, the description is as follows:

- **GRID LOC:** The location of grid.

- **ROUTE CONGESTIONS:** The route congestion on the grid, such as 0.056, indicating that the route congestion is 5.6%.
- It reports 10 of the worst by default, in descending order.

Figure 5-15 Route Congestions Report

Route Congestions Report:

Report Command: report_route_congestion -max_grids 10

GRID LOC	ROUTE CONGESTIONS
R5C9	0.056
R2C1	0.028
R3C1	0.028
R3C9	0.028
R1C1	0.014
R5C1	0.014

5.2.7 Timing Exceptions Report

The timing exception allows the user to modify the static timing analysis of a specific path. The timing exception constraints commands include set_false_path, set_multicycle_path, set_max_delay and set_min_delay. This is illustrated by a case.

For Figure 5-16 case, design a specific SDC file as shown in Figure 5-17.

Figure 5-16 Test Case

```

1 module timing(
2   output dout,
3   input din, clk1, clk2
4 );
5
6   reg reg11, reg12;
7   reg reg21, reg22;
8
9
10
11   always @(posedge clk1)
12   begin
13     reg11 <= din;
14     reg12 <= reg11;
15   end
16
17   always @(posedge clk2)
18   begin
19     reg21 <= din;
20     reg22 <= ~reg21;
21   end
22
23   assign dout = reg22 & reg12;
24
25 endmodule

```

Figure 5-17 Timing Exceptions Constraints

```
create_clock -name sysclk1 -period 10 -waveform {0 5} [get_ports {clk1}]
create_clock -name sysclk2 -period 10 -waveform {0 5} [get_ports {clk2}]
set_max_delay -from [get_clocks {sysclk1}] -to [get_clocks {sysclk1}] 5
set_max_delay -from [get_clocks {sysclk2}] -to [get_clocks {sysclk2}] 4
```

The set_max_delay in Figure 5-17 is to set sysclk1 and sysclk2 to 5ns and 4ns respectively. The set_max_delay affects the setup analysis and the affected path is displayed by default in the timing exceptions report, and the generated report is shown in Figure 5-18.

Figure 5-18 Timing Exceptions Report

Timing Exceptions Report:

Setup Analysis Report

Report Command: report_exceptions -setup -max_paths 5 -max_common_paths 1

Timing Path Constraint[1]: set_max_delay -from [get_clocks {sysclk1}] -to [get_clocks {sysclk1}] 5

Path1

Path Summary:

Slack	0.789
Data Arrival Time	6.767
Data Required Time	7.556
From	reg11_Z
To	reg12_Z
Launch Clk	sysclk1:[R]
Latch Clk	sysclk1:[R]

Data Arrival Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
0.000	0.000					active clock edge time
0.000	0.000					sysclk1
0.000	0.000	tCL	RR	1	IOL7[A]	clk1_ibuf/I
0.943	0.943	tINS	RR	2	IOL7[A]	clk1_ibuf/O
3.236	2.293	tNET	RR	1	IOL2[B]	reg11_Z/CLK
3.786	0.550	tC2Q	RF	1	IOL2[B]	reg11_Z/Q
6.767	2.981	tNET	FF	1	R5C9[1][A]	reg12_Z/D

Data Required Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
5.000	5.000					active clock edge time
5.000	0.000					sysclk1
5.000	0.000	tCL	RR	1	IOL7[A]	clk1_ibuf/I
5.943	0.943	tINS	RR	2	IOL7[A]	clk1_ibuf/O
8.236	2.293	tNET	RR	1	R5C9[1][A]	reg12_Z/CLK
8.036	-0.200	tUnc				reg12_Z
7.556	-0.480	tSu		1	R5C9[1][A]	reg12_Z

Path Statistics:

Clock Skew	0.000
Setup Relationship	5.000
Logic Level	1
Arrival Clock Path Delay	cell: 0.943, 29.131%; route: 2.293, 70.869%
Arrival Data Path Delay	cell: 0.000, 0.000%; route: 2.981, 84.423%; tC2Q: 0.550, 15.577%
Required Clock Path Delay	cell: 0.943, 29.131%; route: 2.293, 70.869%

Timing Path Constraint[14]: set_max_delay -from [get_clocks {sysclk2}] -to [get_clocks {sysclk2}] 4

Path1

Path Summary:

Slack	1.616
Data Arrival Time	4.940
Data Required Time	6.556
From	reg21_Z
To	reg22_Z
Launch Clk	sysclk2:[R]
Latch Clk	sysclk2:[R]

Data Arrival Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
0.000	0.000					active clock edge time
0.000	0.000					sysclk2
0.000	0.000	tCL	RR	1	IOL5[A]	clk2_ibuf/I
0.943	0.943	tINS	RR	2	IOL5[A]	clk2_ibuf/O
3.236	2.293	tNET	RR	1	R5C9[0][B]	reg21_Z/CLK
3.786	0.550	tC2Q	RR	1	R5C9[0][B]	reg21_Z/Q
4.189	0.403	tNET	RR	1	R5C9[0][A]	reg21_c2/I0
4.940	0.751	tINS	RF	1	R5C9[0][A]	reg21_c2/F
4.940	0.000	tNET	FF	1	R5C9[0][A]	reg22_Z/D

Data Required Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
4.000	4.000					active clock edge time
4.000	0.000					sysclk2
4.000	0.000	tCL	RR	1	IOL5[A]	clk2_ibuf/I
4.943	0.943	tINS	RR	2	IOL5[A]	clk2_ibuf/O
7.236	2.293	tNET	RR	1	R5C9[0][A]	reg22_Z/CLK

The timing exceptions report defaults to report all exceptions paths,

and Gowin software provides the `report_exception constraints` command, which allows the user to configure and display some of the contents that are concerned and filter the paths that are not concerned.

Add the `report_exception` statement on the basis of Figure 5-17, as shown in Figure 5-19, the first line in the red box indicates that the path affected by `sysclk1` reports a setup analysis, and the second line indicates that the path affected by `sysclk2` does not report a setup analysis.

Figure 5-19 report_exception Statement

```
create_clock -name sysclk1 -period 10 -waveform {0 5} [get_ports {clk1}]
create_clock -name sysclk2 -period 10 -waveform {0 5} [get_ports {clk2}]
set_max_delay -from [get_clocks {sysclk1}] -to [get_clocks {sysclk1}] 5
set_max_delay -from [get_clocks {sysclk2}] -to [get_clocks {sysclk2}] 4
report_exceptions -setup -from_clock [get_clocks {sysclk1}] -to_clock [get_clocks {sysclk1}] -max_paths 1 -max_common_paths 1
report_exceptions -setup -from_clock [get_clocks {sysclk2}] -to_clock [get_clocks {sysclk2}] -max_paths 0 -max_common_paths 0
```

After constraints as shown in Figure 5-19, the timing exceptions report is as shown in Figure 5-20.

Figure 5-20 report_exception Report

Timing Exceptions Report:

Setup Analysis Report

Setup Analysis Report[1]:

Report Command: `report_exceptions -setup -from_clock [get_clocks {sysclk1}] -to_clock [get_clocks {sysclk1}] -max_paths 1 -max_common_paths 1`

Timing Path Constraint[1]: `set_max_delay -from [get_clocks {sysclk1}] -to [get_clocks {sysclk1}] 5`

Path1

Path Summary:

Slack	-0.654
Data Arrival Time	7.947
Data Required Time	7.293
From	reg11_ins23
To	reg12_ins20
Launch Clk	sysclk1:[R]
Latch Clk	sysclk1:[R]

Data Arrival Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
0.000	0.000					active clock edge time
0.000	0.000					sysclk1
0.000	0.000	tCL	RR	1	IOL15[A]	clk1_ibuf13/I
0.982	0.982	tINS	RR	2	IOL15[A]	clk1_ibuf13/O
2.893	1.911	tNET	RR	1	IOL2[B]	reg11_ins23/CLK
3.351	0.458	tC2Q	RF	1	IOL2[B]	reg11_ins23/Q
7.947	4.596	tNET	FF	1	R15C23[1][A]	reg12_ins20/D

Data Required Path:

AT	DELAY	TYPE	RF	FANOUT	LOC	NODE
5.000	5.000					active clock edge time
5.000	0.000					sysclk1
5.000	0.000	tCL	RR	1	IOL15[A]	clk1_ibuf13/I
5.982	0.982	tINS	RR	2	IOL15[A]	clk1_ibuf13/O
7.893	1.911	tNET	RR	1	R15C23[1][A]	reg12_ins20/CLK
7.693	-0.200	tUnc				reg12_ins20
7.293	-0.400	tSu		1	R15C23[1][A]	reg12_ins20

Path Statistics:

Clock Skew	0.000
Setup Relationship	5.000
Logic Level	1
Arrival Clock Path Delay	cell: 0.982, 33.942%; route: 1.911, 66.058%
Arrival Data Path Delay	cell: 0.000, 0.000%; route: 4.596, 90.932%; tC2Q: 0.458, 9.068%
Required Clock Path Delay	cell: 0.982, 33.942%; route: 1.911, 66.058%

5.2.8 Timing Constraints Report

As shown in Figure 5-21, the description is as follows:

- SDC Command Type includes TC_CLOCK, TC_GENERATED_CLOCK, TC_INPUT_DELAY, TC_CLOCK_LATENCY, TC_CLOCK_UNCERTAINTY, TC_FALSE_PATH, TC_MULTICYCLE, TC_MAX_DELAY, TC_CLOCK_GROUP. When the value is null, it means it is not available.
- State: Invalid and Activated. Activated indicates that the command takes effect, and Invalid indicates that the command is invalid.
- Detail Command: The value is equal to the corresponding timing constraints statement in the SDC file.

Note!

Invalid SDC command statements are not counted in Timing Constraints Report.

Figure 5-21 Timing Constraints Report

Timing Constraints Report:

SDC Command Type	State	Detail Command
TC_CLOCK	Activated	create_clock -name main -period 18.182 -waveform {0 9.091} [get_ports {clk}]
TC_GENERATED_CLOCK	Activated	create_generated_clock -name main_gen -source [get_ports {clk}] -master_clock main -divide_by 5 -duty_cycle 40 -phase 22 -offset 50 [get_ports {in}]
TC_INPUT_DELAY	Activated	set_input_delay -clock main_gen 0.2 -clock_fall -add_delay -source_latency_included [get_ports {in}]
TC_CLOCK_LATENCY	Activated	set_clock_latency -source 1.2 [get_clocks {main}]
TC_CLOCK_UNCERTAINTY	Activated	set_clock_uncertainty 2.3 -setup -from [get_clocks {main}] -to [get_clocks {main}]
TC_FALSE_PATH	Activated	set_false_path -from [get_clocks {main_gen}] -to [get_clocks {main_gen}]
TC_MULTICYCLE	Activated	set_multicycle_path -from [get_clocks {main_gen}] -to [get_clocks {main_gen}] -setup -end 3
TC_MAX_DELAY	Activated	set_max_delay -from [get_clocks {main}] -to [get_clocks {main}] 1.11
TC_CLOCK_GROUP	Activated	set_clock_groups -exclusive -group [get_clocks {main}] -group [get_clocks {main_gen}]
	Activated	report_timing -setup -from_clock [get_clocks {main}] -to_clock [get_clocks {main}]
	Activated	report_exceptions -setup -from_clock [get_clocks {main}] -to_clock [get_clocks {main}]

Appedix A Timing Constraints Syntax Definition

A.1 Clock Constraints

A.1.1 create_clock

Syntax

Command: create_clock

Parameter: -period <period_value>

[-name <clock_name>]

[-waveform <edge_list>]

<objects>

[-add]

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects;
- Supports the constraint type of SDC.

-period: Specify the period of clock. The parameter value should be greater than 0, and the period unit is ns.

-name: Specify the clock name. The clock name must be unique. If the new created clock has the same name with already created clock, the already created clock will be overwritten with new created clock. If the name is not specified, the name of first source objects will be regarded as clock name.

-waveform: Specify the time of the rising edge and falling edge of clock. The difference time between rising edge and falling edge should be less than one period. In general, if the rising edge arrives first, both the rising edge time and the falling edge time should be less than one period.

For example, "{0 5}" means the clock rising edge arrives at 0ns, and the clock falling edge arrives at 5ns; if the clock falling edge arrives, set the clock rising edge time to less than one period, and the falling edge time to equal to or greater than one period. If the period is set to 10ns, "-waveform {5 10}" means the clock falling edge arrives at 0ns, and the clock falling edge arrives at 5ns.

-add: Use -add option to add multiple clocks to the same source object, or the new created clock with different clock name on the same source object will be ignored when the source object already has one created clock.

<objects> Specify the object of the clock, such as PORT, PIN, NET, etc. When the source object already has one created clock, users can create new clock with -add command. If source object is not specified when you create clock with create_clock command, Gowin software will ignore this command.

Application Examples

```
# create a clock which period is 10 ns, and the falling edge arrives first
create_clock -name clk -period 10.000 -waveform {5 10} [get_ports
{clk}]

# create a clock with the duty cycle of 40%
create_clock -name clk -period 10.000 -waveform {6 10} [get_ports
{clk}]

# create two clocks to one input port
```

- create_clock -period 10 -name clk [get_ports {clk}] # create clk successfully
- create_clock -period 10 -name clk1 [get_ports {clk}] # commands is ignored and no clk can be created because -add is not used.

```
create_clock -period 20 -name clk1 -add [get_ports {clk}]
# create clk1 successfully
```

A.1.2 create_generated_clock

Syntax

Command: create_generated_clock

Parameter: [-name <clock name>]

-source <master pin>

[-edges <edge list>]

[-edge_shift <shift list>]
[-divide_by <factor>]
[-multiply_by<factor>]
[-duty_cycle <percent>]
[-add]
[-invert]
[-master_clock <clock>]
[-phase <phase>]
[-offset <offset>]
<objects>

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the constraint type of SDC.

-name: Specify the name of the generated clock. If -name is not specified, the name of first source object will be regarded as clock name, the clock name must be unique. If the new created clock has the same name with the already created clock, the already created clock will be overwritten with new created clock.

-source: Specify the source where generated clock is from; if there are more than one clocks, master_clock option must be used to specify the clock.

-master_clock: Specify the master clock of the generated clock.

-edges: Specify the edge list of generated clock; this option specifies a three positive ascending order integer parameter list, which indicates the relationship between the first rising edge of generated clock, the first falling edge of generated clock, the second rising edge of generated clock and the master clock edge. For instance, we mark the first rising edge of master clock as 1, the next falling edge is 2, the next rising edge is 3 ..., the marker numbers of master clock edges are elements of edge list; we can create a 2 divider generated clock with "-edges {1 3 5}".

-edge_shift: Specify the edge shift of each edge, should be used together with "-edges" option. It can be specified as any number, but the edge can not go beyond the adjacent boerder.

Note!

"-edge" and "-edge_shift" can not be used together with the other parameters used for waveform adjustment, except "-invert".

-divide_by: Specify the divider value; the value should be positive integer.

-multiply_by: Specify the multiplier value; the value should be positive integer.

-duty_cycle: Specify the duty cycle of generated clock; the value should be the positive integer lower than 100.

-add: When specify this option, this clock can coexist with existing clock.

-invert: Specify if invert the waveform of the generated clock.

-phase: Specify the phase shift of clock edges by degrees.

-offset: Specify the offset of clock edges by time values.

-source object: Specify the actual source objects which the generated clock arrives at, such as PORT, PIN, NET, etc.

Examples

```
# Create a 2*divider generated clock to port a by using "-divide_by".
create_clock -period 10 [get_ports clk]
create_generated_clock -name genClk -source [get_ports {clk}]
-divide_by 2 [get_ports {a}]

# Create a 2*divider generated clock to port a by using "-edges".
create_generated_clock -name genClk -source [get_ports {clk}] -edges
{1 3 5} [get_ports {a}]

# Create a 2*multiplier clock with a 40% duty cycle
create_generated_clock -name genClk0 -source [get_ports {clk}]
-multiply_by 2 -duty_cycle 40 [get_pins {pll_out}]

# Create an inverted clock 2*divider relative to the output of the source
clock
create_generated_clock -name genClk1 -source [get_ports {clk}]
-divide_by 2 -invert [get_pins {pll_out}]

# Create a clock 2*multiplier with a 90-degree phase shift
create_generated_clock -name genClk2 -source [get_ports {clk}]
-multiply_by 2 -phase 90 [get_pins {pll_out}]

# Create a 2*divider generated clock
```

```

    create_generated_clock -name genClk3 -source [get_ports {clk}]
    -edges {2 4 6}[get_pins {pll_out}]
    #Create two clocks to an input port that are switched externally
    create_clock -period 10 -name clk [get_ports {clk}]
    create_clock -period 20 -name clk1 -add [get_ports {clk}]
    create_generated_clock -name genClk -source [get_ports {clk}]
    -divide_by 2 -master_clock clk -add [get_pins {pll_out}]
    create_generated_clock -name genClk1 -source [get_ports {clk}]
    -master_clock clk1 -divide_by 2 -add [get_pins {pll_out}]

```

A.1.3 set_clock_latency

Syntax

Command: set_clock_latency

Parameter: -source [-rise | -fall]

[-late | -early]

<delay>

[-clock <clock list>]

<object list>

Note!

Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.

Support the constraint type of SDC.

-source: The clock source latency .

-rise | -fall: Specify the rising | falling clock latency. -rise| -fall can not be specified at one statement. If both are not specified, the clock latency is applied to all conditions.

Note!

User needs to specify the source latency value. Gowin software defaults to 0 ns.

-late | -early: Specify the late | early clock latency; -late is used for regular setup analysis, and -early is used for regular hold analysis.

<delay>: Specify the clock latency value.

Note!

Gowin software defaults to 0 ns.

Users can specify the clock which source latency affected on when more than one clocks are on one source object, if this option is used, all clock have same delay.

<source objects>: Specify source objects which the clocks arrive at.

Examples and Explanation

```
create_clock -period 10 -name clk [get_ports {clk}]
create_clock -period 10 -name clk0 [get_ports {clk}] -add
# Specify 2ns clock latency for clk
set_clock_latency -source 2 [get_clocks {clk}]
# Specify 2ns clock latency for clk0
set_clock_latency -source 2 -clock [get_clocks {clk0}] [get_ports {clk}]
```

A.1.4 set_clock_uncertainty

Syntax

Command: set_clock_uncertainty

Parameter: [-from <from clock>]

[-rise_from <rise from clock>]

[-fall_from <-fall from clock>]

[-to <to clock>]

[-rise_to <rise to clock>]

[-fall_to <-fall to clock>]

[-setup | -hold]

<uncertainty value>

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the constraint type of SDC.

-from/-rise_from/-fall_from: Specify from clock list. Specify the clock edge with "-rise_from" and "-fall_from".

-from/-rise_from/-fall_from: Specify to clock list. Specify the clock edge with "-rise_to" and "-fall_to".

-setup/-hold: specify that clock uncertainty affects setup or hold analysis; If both "-setup" and "-hold" are not specified, this uncertainty

value is applied to both analysis type.

<uncertainty value>: specify clock uncertainty value.

Note!

STA defaults to 0 ns.

Examples and Explanation

set the clock uncertainty setup time from clk to clk to 0.5

set_clock_uncertainty -setup -from clk -to clk 0.5

set the clock uncertainty hold time from clk0 to clk to 0.0

set_clock_uncertainty -hold -from clk0 -to clk 0.0

A.1.5 set_clock_groups

Syntax

Command: set_clock_groups

Parameter: [-asynchronous | -Exclusive]

[-group <clock name>].

Note!

Parameters within "[" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.

Support the constraint type of SDC.

-asynchronous | -Exclusive: Specify the created clock groups relationship, asynchronous or exclusive;

-group: Create clock group;

Examples and Explanation

set the relationship between clk and clk0 as exclusive

set_clock_groups -Exclusive -group [get_clocks {clk}] -group
[get_clocks {clk0}]

A.2 I/O Delay Constraints

A.2.1 set_input_delay

Syntax

Command: set_input_delay

Parameter: -clock clock_name

[-clock_fall]

[-rise]

[-fall]

[-max]

[-min]

[-add_delay]

[-source_latency_included]

<delay_value>

<port_list>

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects;
- Supports the constraint type of SDC.

-clock: specify the clock name;

-clock_fall: specify that the input delay is relative to falling clock edge;

Note!

If the option is not specified, the input delay is relative to rising clock edge by default.

-rise/-fall: specify rise | fall input delay; If only one of them is specified, the specified input delay is applied to the other.

-max/-min: specify max | min input delay; If only one of them is specified, the specified input delay is applied to the other.

-add_delay: When this option is specified, already input constraints will not be overwritten.

-source_latency_included: specify that the input delay has already included source latency.

Note!

If this option is specified, the source latency is added to input delay.

<delay_value>: specify input delay value;

Note!

The default value is 0ns.

<port_list>: specify port list for this constraints;

Examples and Explanation

```
# set the input delay based on clk rising edge for port a as 0.8ns
set_input_delay -clock clk 0.8 [get_ports {a}]

# set the input delay based on clk rising edge for all input ports as 0.8ns
set_input_delay -clock clk 0.8 [all_inputs]

# set the input delay based on clk falling edge for port a as 0.8ns
set_input_delay -clock clk -clock_fall 0.8 [get_ports {a}]

# Create Input delays for different min/max and rise/fall combinations
set_input_delay -clock clk -max -rise 1.4 [get_ports {a}]
set_input_delay -clock clk -max -fall 1.5 [get_ports {a}]
set_input_delay -clock clk -min -rise 0.7 [get_ports {a}]
set_input_delay -clock clk -min -fall 0.8 [get_ports {a}]

# Create several input delays related with more than one clocks
set_input_delay -clock clk0 -min 1.2 [get_ports {a}]
set_input_delay -clock clk0 -max 1.8 [get_ports {a}]
set_input_delay -clock clk0 -clock_fall 1.6 -add_delay [get_ports a]
set_input_delay -clock clk1 -min 2.1 -add_delay [get_ports {a}]
set_input_delay -clock clk1 -max 2.5 -add_delay [get_ports {a}]
```

A.2.2 set_output_delay

Syntax

Command: set_output_delay

Parameter: -clock clock_name

[-clock_fall]

[-rise]

[-fall]

[-max]

[-min]

[-add_delay]

[-source_latency_included]

<delay_value>

<port_list>

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the constraint type of SDC.

-clock: specify clock name related with output delay;

-clock_fall: specify the clock reference edge of output delay;

Note!

Rising edge is the default reference edge.

-rise/-fall: specify rise | fall input delay; If only one of them is specified, the specified input delay is applied to the other;

-max/-min: specify max | min input delay; If only one of them is specified, the specified input delay is applied to the other;

-add_delay: When this option is specified, already input constraints will not be overwritten;

-source_latency_included: specify that the input delay has already included source latency;

<delay_value>: specify output delay value;

Note!

The default value is 0ns.

<port_list>: specify ports for this constraints;

Examples and Explanation

```
# set the output delay of port b as 0.5ns
set_output_delay -clock clk 0.5 [get_ports {b}]

# set the output delay of all ports as 0.5ns
set_output_delay -clock clk 0.5 [all_outputs]

# set the output delay based on falling edge for all ports as 0.5ns
set_output_delay -clock clk -clock_fall 0.5 [get_ports {b}]

# set the output delay based on rising edge for all port b
set_output_delay -clock clk -max -rise 0.3 [get_ports {b}]
set_output_delay -clock clk -max -fall 0.5 [get_ports {b}]
set_output_delay -clock clk -min -rise 0.8 [get_ports {b}]
set_output_delay -clock clk -min -fall 0.7 [get_ports {b}]
```



```
# Create several input delays related with more than one clocks
set_output_delay -clock clk0 -min 0.5 [get_ports {b}]
set_output_delay -clock clk0 -max 0.6 [get_ports {b}]
set_output_delay -clock clk0 -clock_fall 0.7 -add_delay [get_ports {b}]
set_output_delay -clock clk1 -min 0.8 -add_delay [get_ports {b}]
set_output_delay -clock clk1 -max 0.9 -add_delay [get_ports {b}]
```

A.3 Timing Path Constraints

A.3.1 set_max_delay/ set_min_delay

Syntax

Command: set_max_delay

Parameter: [-from <from list>]

[-to <to list>]

[-through <through_list>]

<delay value>

Command: set_min_delay

Parameter: [-from <from list>]

[-to <to list>]

[-through <through_list>]

<delay value>

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the constraint type of SDC.

-from: Used to specify the start of the path, such as PORTS, NETS, REGS, CLOCKS and PINS.

-to: Used to specify the end of the path, such as PORTS, NETS, REGS, CLOCKS and PINS.

-through: Specify through objects; through objects can be nets, pins, etc. and the pins can only be the ones of non-timing component. Only one "-through" can be used in one statement at one time.

< delay>: specify output delay value;

Note!

The three parameters above can be used in combination or alone. If the specified objects of the three parameters are not on the same path, STA will ignore this constraints, and timing analysis will not be affected.

Examples and Explanation

```
# set 5ns max delay between two clocks
set_max_delay -from [get_clocks {clk}] -to [get_clocks {clk}] 5
# set 2ns max delay from port a to register 0
set_max_delay -from [get_ports {a}] -to [get_registers {reg0}] 2
# set 2ns max delay from reg0 to port b
set_max_delay -from [get_registers {reg0}] -to [get_ports {b}] 2
# set 5ns max delay for all timing objects driven by clocks
set_max_delay -from [all_clocks] 5 -to [get_ports {out*}]
# set 2ns max delay from port a to port b
set_max_delay -from [get_ports {a}] -to [get_ports {b}] 2
#set 2ns max delay rise from regs to fall clock
set_max_delay -from [get_regs {reg0}] -to [get_clocks {clk}] 2
# set 5ns min delay between two clocks
set_min_delay -from [get_clocks {clk}] -to [get_clocks {clk}] 0.5
# set 0.5ns min delay from port a to register 0
set_min_delay -from [get_ports {a}] -to [get_registers {reg0}] 0.5
# set 0.5ns min delay from reg0 to port b
set_min_delay -from [get_registers {reg0}] -to [get_ports {b}] 0.5
# set 0.5ns min delay from port a to port b
set_min_delay -from [get_ports {a}] -to [get_ports {b}] 0.5
# set 0.5ns min delay from input port only to falling clock
set_max_delay -from [get_ports {a}] -to [get_clocks {clk}] 0.5
```

A.3.2 set_false_path

Syntax

Command: set_false_path

Parameter: [-from <from list>]

[-to <to list>]

[-through <through list>]

`[-setup]`

`[-hold]`

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the constraint type of SDC.

-setup/-hold: specify constraints for setup time or hold time. The two parameters are mutually exclusive. If not specified, it is valid for both setup and hold by default.

-from: The start of the path; Users can specify them through "get_ports", "get_regs", or "get_clocks".

-to: The end of the path; Users can specify them through "get_ports", "get_regs", or "get_clocks".

-through: Specify through objects list; through objects can be nets, pins; multiple pins and nets can be specified. Only one "-through" parameter can be used in the same statement.

Note!

"-from", "-to", and "-through" can be used in combination or alone. If the specified objects of the three parameters are not on the same path, STA will ignore this constraints, and timing analysis will not be affected.

Examples

Set false path between two unrelated clocks

```
set_false_path -from [get_clocks {clk0}] -to [get_clocks {clk1}]
```

Set false-path between two regs

```
set_false_path -from [get_regs {reg0}] -to [get_regs {reg1}]
```

Set false path rising from regs to falling clock

```
set_false_path -from [get_clocks {clk}] -to [get_clocks {clk1}]
```

Set false path from port a to port b

```
set_false_path -from [get_ports {a}] to [get_ports {b}]
```

A.3.3 set_multicycle_path

Syntax

Command: `set_multicycle_path`

Parameter: [-setup|-hold]
 [-start|-end]
 [-from <from_list>]
 [-to <to list>]
 [-through <through_list>]
 <path multiplier>

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- Supports the constraint type of SDC.

-start/-end: specify that the constraint clock is launch clock or latch clock.

Note!

The default is latch clock.

-setup/-hold: specify constraints for setup time or hold time. The two parameters are mutually exclusive.

Note!

Gowin Software has an effect on setup by default.

-from: The start of the path; Users can specify them through "get_ports", "get_regs", or "get_clocks".

-to: The end of the path; Users can specify them through "get_ports", "get_regs", or "get_clocks".

-through: Specify through objects list; through objects can be nets, pins; multiple pins and nets can be specified. Only one "-through" parameter can be used in the same statement.

<path multiplier>: Specify the number of the periods.

Note!

"-from", "-to", and "-through" can be used in combination or alone. If the specified objects of the three parameters are not on the same path, STA will ignore this constraints, and timing analysis will not be affected.

Examples and Explanation

```
create_clock -name clk -period 10 [get_ports {clk}]
```

```
create_generated_clock -name genClk -multiply_by 2 -source  
[get_ports {clk}] [get_pins {pll_out}]
```

```
# set end setup multicycle path of 2 with the reference clock genClk;
set_multicycle_path -end -setup -from [get_clocks {clk}] -to [get_clocks
{genClk}] 2

# set end setup multicycle path of 2 with the reference clock reg0;
set_multicycle_path -start -setup -from [get_regs {reg0}] -to [get_regs
{reg1}] 3

set_multicycle_path -start -hold -from [get_regs {reg0}] -to [get_regs
{reg1}] 1

# set multicycle constraint of 3 rising from a clock and falling to a object
set_multicycle_path -end -setup -from [get_clocks {clk}] -to [get_clocks
{clk0}] 3
```

A.4 Operating Conditions Constraints

Syntax

Command: set_operation_conditions

Parameter: [-grade < c|i|a >]

[-model <slow|fast>]

[-speed <speed>]

[-setup]

[-hold]

[-max]

[-min]

[-max_min]

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects;
- -grade: specify the device temperature grade, supporting commercial, industrial and automotive;
- -model: specify the process corner of timing analysis;
- -speed: specify the device speed grade;
- -setup: setup time check under current process corner; same function with -max;
- -hold: setup time check under current process corner; same function with -min;
- -max: setup time check under current process corner; same function with -setup;
- -min: setup time check under current process corner; same function with -hold;
- -max_min: setup time and hold time check under current process corner; same function with -setup and -hold.

Examples and Explanation

Industry speed level 6 and fast model have an effect on setup and hold analysis.

set_operating_conditions -grade i -model fast -speed 6 -setup -hold

A.5 Timing Report Constraints

A.5.1 report_timing

Syntax

Command:: report_timing

Parameter:[-setup|-hold|-recovery|-removal]

[-max_paths <value>]

[-max_common_paths < value >]

[-rise_from <rise_from_list>]

[-fall_from <fall_from_list>]

[-to <to list>]

[-rise_to <rise_to_list>]

[-fall_to <fall_to_list>]

[-through <through list>]

[-from_clock<from klok>]

[-fall_from_clock <from klok>]

[-rise_from_clock <from klok>]

[-to_clock <to klok>]

[-rise_to_clock <to klok>]

[-fall_to_clock <to klok>]

[-min_logic_level]

[-max_logic_level]

[-mod_ins {mod_ins1 mod_ins2 ...}]

Note!

- Parameters within "[]" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects;

- Supports the constraint type of SDC.;
- -setup|-hold|-recovery|-removal: specify report setup or hold timing path, recovery or removal timing path;
- -max_paths: Specify the max. path number to report.
- -max_common_paths: Specify the max. path number of each end node to report.
- -rise_from/-fall_from: Specify from objects list;
- -to /-rise_to /-fall_to: Specify to objects;
- -through: Specify through objects list;
- -from_clock /-fall_from_clock /-rise_from_clock /-to_clock /-rise_to_clock /-fall_to_clock: Specify from clock and to clock.
- -min_logic_level/-max_logic_level: Specify the minimum / maximum logic level of the reported timing paths.
- -mod_ins {mod_ins1 mod_ins2 ...}: specify multiple module instance, separated by a space; The whole design timing will be reported by default if this parameter is not specified.

Examples and Explanation

```
# report setup timing with the maximum timing path of 100
report_timing -setup -max_paths 100 -max_common_paths 5
```

A.5.2 report_high_fanout_nets

Syntax

Command: report_high_fanout_nets

Parameter: [-clock_regions]

[-slr]

[-ascending]

[-max_nets <max_net_value>]

[-min_fanout <min_fanout_value>]

[-max_fanout <max_fanout_value>]

Note!

- -clock_regions: optional, report the clock net only.
- -slr: optional, report the set/reset (synchronous or asynchronous) net only.
- -ascending: optional, specify the report nets fanout arranging in descending order; if this parameter is not specified, the report nets fanout arranges in ascending order by default.
- -max_net: optional, specify the max net number to report. The value should be an integer greater than zero. Its default value is 10;
- -min_fanout: optional, report the net that have fanout greater than or equal to the

specified number. Its value must be an integer greater than zero.

- -max_fanout: optional, report the net that have fanout less than or equal to the specified number. Its value must be an integer greater than zero.

Examples and Explanation

#Report nets that have fanout between 1 and 15, report 10 nets at most:
report_high_fanout_Nets -slr -max_nets 10 -min_fanout 1 -max_fanout 15

#Report the top 10 fanout nets: report_high_fanout_Nets -max_nets 10

A.5.3 report_route_congestion

Syntax

Command: report_route_congestion

Parameter: [-max_grids <max grids value>]

[-min_route_congestion <min route congestion value>]

[-max_route_congestion <max route congestion>]

[-LOC <position>]

Note!

- -max_grids: optional, specify the maximum number of grids to report, its default value is 10. Its value must be an integer greater than zero, or the parameter will be ignored;
- -min_route_congestion: optional, specify the minimum route congestion of grid to report, its default value is 0. Its value must be a float number between 0 and 1;
- -max_route_congestion: optional, specify the maximum route congestion of grid to report, its default value is 1. Its value must be a float number between min_route_congestion value and 1, or the parameter will be ignored. The default value 1 will be used. Its value should not be less than parameter value min_route_congestion, or the report warning information is ignored;
- -LOC: optional, specify the physical location of grids to report. Its value could be a single location, such as R1C3, which means the first row and the third column of the grid. Its value could be also a location range, such as R1C[1:3], which means column 1~3, row 3, R[1:3]C1, which means column 1, row 1~3, or R[1:3]C[1:3], which means column 1~3, row 1~3.

Examples and Explanation

report route congestion of grids locating on row 1 to 5, column 1 to 5 whose route congestion is between 0 and 0.5.

report_route_congestion -max_grids 5 -min_route_congestion 0
-max_route_congestion 0.5 -LOC R[1:5]C[1:5]

A.5.4 report_min_pulse_width

Syntax

Command: report_min_pulse_width

Parameter: [-nworst <nworst value>]

[-min_pulse_width <min pulse width value>]

[-max_pulse_width <max pulse width value>]

[-detail]

[get_regs {regIns name}]

Note!

- Parameters within "[" are optional. The more options you use, the more detailed the constraints are. If no options are used, the generic constraint applies to more objects.
- -nworst: specify the maximum worst path number of clock path to report.
- -min_pulse_width: specify the minimum pulse width of clock path to report. Its value must be a float greater than zero;
- -max_pulse_width: specify the maximum pulse width of clock path to report. Its value must be a float greater than zero;
- -detail: specify the report format. The report will be detailed if this parameter is specified, otherwise the report will be brief.
- get_regs {regIns name}: specify reg, one or more regs can be specified. All regs pulse width timing analysis will be reported by default.

Examples and Explanation

#report the the worst 3 clock paths that have pulse width between 0.1 and 4 in detail:

```
report_min_pulse_width -nworst 3 -min_pulse_width 0.1
-max_pulse_width 4 -detail
```

#report the worst 20 clock paths that have pulse width between 0.001 and 4 in brief:

```
report_min_pulse_width -nworst 20 -min_pulse_width 0.001
-max_pulse_width 4
```

A.5.5 report_max_frequency

Syntax

Command: report_max_frequency

Parameter: -mod_ins {mod_ins1 mod_ins2 ...}

Note!

-mod_ins {mod_ins1 mod_ins2 ...}: specify multiple module instances, separated by a space; The whole design maximum frequency will be reported by default no matter this parameter is specified or not.

Examples and Explanation

```
# report the max. frequency of bsram0
report_max_frequency -mod_ins {bsram0}
```

A.5.6 report_exceptions

Syntax

Command: report_exceptions

Parameter: -setup|-hold | -recovery | removal

```
[-max_paths<number>]
[-max_common_paths< number >]
[-max_logic_level <number>]
[-min_logic_level <number>]
[-rise_from <rise_from_list>]
[-fall_from <fall_from_list>]
[-to <to list>]
[-rise_to <rise_to_list>]
[-fall_to <fall_to_list>]
[-through <through list>]
[-rise_through <rise_through_list>]
[-fall_through <fall_through_list>]
[-from_clock<from clock>]
[-fall_from_clock<from clock>]
[-rise_from_clock<from clock>]
[-to_clock<to clock>]
[-rise_to_clock<to clock>]
[-fall_to_clock<to clock>]
```

Note!

The key parameters' names and meanings are the same with those of `report_timing`.

Examples and Explanation

```
# recovery reports a path
create_clock -name mm -period 10 -waveform {0 5} [get_ports {clk}]
set_max_delay -from [get_clocks {mm}] -to [get_clocks {mm}] 0.22
report_exceptions -recovery -from_clock [get_clocks {mm}] -to_clock
[get_clocks {mm}] -max_paths 1 -max_common_paths 1
```

