# CNN - FPGA Acceleration

[report]

2012131020 Yang yee chang

## [ Contents ]

- 1. Proposal
- 2. Verilog code
- 1) module A ( start finish signal )
- 2) module B (CNN)
- 3. SDK result
- 4. Discussion
- 5. References

# ▶ 1. Proposal

We implement two modules. Named moduleA and moduleB as we did in week9. moduleA reads the start signal and check if moduleB is done. In moduleB, we implement the CNN as instructed, we will do 3 layers, which are convolution, max-pooling, and fully-connected layer. We reduce the CNN total calculation time by adjusting the operations, we will explain it in detail of the code.

As a whole thing, we did 3 steps to calculate.

```
Step 1 : 2D convolution (inner product)
```


Step 2 : Max pooling

Step 3: ReLu

The detail state diagram of moduleB is as follows.

```
parameter S0 = 4'd0; // check start signal
parameter read wqt 0 = 4'd1; // assign address to read weight value ( 4001 0000[i] ) i < 9
parameter read_wgt_1 = 4'd9; // change ready in and trans to 0 to use bus ( for convolution matrix )
parameter save_weight = 4'd2; // save the weight to B11 ~ B33.
// cheack count_2 if saving the weight is done
parameter read im 0 = 4'd3; // try to read image data ( 4000 0000[j] ) j < 82*82</pre>
parameter read_im_1 = 4'd10; // change ready in and trans to 0 to use bus ( for image data )
parameter save_Atemp = 4'd4; // save the image data to A_temp
parameter cal m1 = 4'd11; // calculate 2D convolution & ReLU for matrix 1 ( with moving to read im 0 )
parameter cal m2 = 4'd12; // calculate 2D convolution & ReLU for matrix 2 ( with moving to read im 0 )
parameter cal_m3 = 4'd13; // calculate 2D convolution & ReLU for matrix 3 ( with moving to read_im 0 )
parameter cal_m4 = 4'd14; // calculate 2D convolution & ReLU for matrix 4 ( with moving to read_im 0 )
parameter cal_max = 4'd15; // find max value from cal_m1-cal_m4
parameter wrt_0 = 4'd5; // write the data to activation_fpga ( 4002_0000[k] ), k < 1681(41^2)
parameter wrt_1 = 4'd6; // change ready in and trans to 0 to use bus ( do write )
parameter check_0 = 4'd7; // check whether the count(img_matrix position) reaches 4*(80*84 + 80)
// if not count doesn't end, go to read_im_0 ( loop 2 )
/////// done
parameter S_done = 4'd8; // end of the whole loop. get out finish = 1
```

[ states ]



Total state passed


=  $/+(3\times9)+((4\times9\times4)+4)\times41\times41+1$ = 248,826

To speed up the time, we did following things.

**First)** save the convolution weight values in B11 to B33. It is done in states read\_wgt\_0 to save\_weight. 9 values are saved in register as we announced. Since we don't get access to register 4001\_0000 after these states, the time will be reduced.

**Second)** In case of step1,2 we did whole calculation in only one loop ( read data from image file ). we use count, count\_3, count\_4, count\_max to calculate as a whole. states read\_im0 ~ save\_Atemp reads current data from img ( 4000\_0000[j] ) and cal\_m1 do convolution ( dot product, i.e multiply A\_temp with Bmul\_11 ) from inner\_matrix 3x3. then move the bias point with count\_max's change. State is then read\_im\_0 and read the data and then do state cal\_m2. cal\_m1,m2,m3,m4 saves the 2D convolution data to mul\_1 to mul\_4. If done, state changes to cal\_max which implement max pooling.

**Third)** we use the fixed point representation and cutting as efficient as we can, which does the calcultion time lowerd, it is explained in fig1.



[ fig 1 : fixed point representation ]

In multiplication, it is important to adjust the dot (fraction start point). we use intermediate 16 bits A\_temp and Bmul\_ij (i,j = 1,2,3). to implement, RDATA from img is saved to A\_temp[12:5] and weights are in B\_11[7:0]. then the multiplied value can extended to 32 bit. Thus we use 32 bit (mul\_temp) mul\_temp do sumation of whole multiplied values. Then it will be checked in max-pooling. The point is that we only use [19:12] (slicing the rest). as write data as instruction, we do slice beforehand.

```
save_Atemp: begin
    if ( READY_out == 1 ) begin

A_temp[12:5] <= RDATA[31:24]; // { D , D , D , D }
    //A_temp is [12:5] to match the fraction point with weight</pre>
```

Therefore it will reduce the time. Also, to make multiplication of 2's complement, we do follow assign that make weight as absolute value.

```
assign Bmul_11[7:0] =(B_11[7]==0)? B_11:~B_11+1'b1;
```

In calculation, we checked the data file [ convolution weight ] to see when the number is minus. B(1,2), B(2,1) B(2,3) B(3,1) B(3,2) are minus. thus we assign those value as follows.

```
mul_temp <= mul_temp - A_temp*Bmul_12;</pre>
```

if weight is plus, we did as follows. (B(1,1) B(1,3) B(2,2) B(3,3)

```
mul_temp <= mul_temp + A_temp*Bmul_11;</pre>
```

The detailed things will be explained in < 2. verilog code.

#### - ReLU


To implement ReLu, we do following code. it make mul ( max of sum of inner product ) when it is minus sign, make it 0, when it is plus sign, just left as it was.


```
assign mul = (mul_write[7]==0)? mul_write : 0 ;
```

#### -count

```
read_im_0: begin
    if ( READY_out == 1 ) begin


ADDR <= 32'h4000_0000 + count + count_3 + count_max; // address of image data.
    // count is jump for whole 2D convolution position jump by two rows.
    // count_3 is jump for inner matrix of image_data ( 3x3 ) jump by one row
    //count_max is representitive value of cal_m1,2,3,4</pre>
```






```
// count : for whole loop of calculation ends at 4*(80*84 + 80 ). it indicates convolution
position ( stride 1 )
// count_2 : for loop1 of reading weight
// count_3 : present matrix position
// count_4 : cut at 82th row position.
// count_max : checking max pooling done
```


Since count + 4 is one PC movement in data table, the base of count is multiplied by 4. For count we jump by 8 to meet the proper position of image matrix. image's size is 84X84. Thus if we have to jump rows, we have to plus 4\*84. count\_max is 0 ,4 , 4\*84, 4\*85, it is bias position of present matrix position. this is used for max-pooling. count\_3 is for 2D convolution. it set the position of present position of image data. count\_4 jumps when it meets the last position. it make count to jump 2 rows.



[ fig 1-1 : when count is 0 ]



[ fig 1-2 : saved in mul\_1 ~ 4 then check max value, save to mul then write ]



[ fig 1-3 : when count 0 is done, move count : +8 since we have to jump 2 columns ]

From read\_im\_0 state to check\_0 state, we implement above calculations (repeatedly).

(fig 1-1) when count is 0, each value is chosen with count\_3 (changes 0, 4, 8, 4\*84, 4\*85, 4\*86, 4\*168, 4\*169, 4\*170) then multiplied with corresponding weight (saved in Bmul\_11 ~ Bmul\_33).

(fig 1-2) Then sum all the values. The sum (mul\_temp in verilog code) is then saved to mul\_1. And we plus the count\_max, Do things again then saved in mul\_2. When saving in mul\_1,2,3,4 is done, we go to cal\_max state. In this state, check the max value of mul\_1,2,3,4. then saved in mul\_write. mul\_write will be checked to implement ReLU. Then it is saved to mul. Then we change to wrt\_0 state to write the data to activation\_fpga (0x4002\_0000). (fig 1-3) When fig1-1,1-2 is done, we add 8 to count to jump two columns. The same thing is done. And so on.

# ▶ 2. Verilog code

```
module moduleA(
 input [31:0]RDATA,
 input READY_out,
 input RESP,
 output reg [31:0]ADDR,
 output reg READY_in,
 output reg [1:0] TRANS,
 output reg [2:0]BURST,
 output reg [2:0]hsize,
 output reg SEL,
 output reg [3:0]PROT,
 output reg HWRITE,
 output reg [31:0]WDATA,
 output reg start,
 input finish,
 input clk,
 input reset
reg [3:0] state;
reg [31:0] temp;
  parameter S0 = 4'd0; // idle try to read ( address == 5000_0000 )
 parameter S1 = 4'd1; // read the data
 parameter S2 = 4'd2; // check if read data is same as 01020304
 parameter S3 = 4'd3; // waiting fin from module B.
 parameter S4 = 4'd4; // if fin == 1 ( add is end ) change the PC to 5000\_0004
 parameter S5 = 4'd5; // trans = 0 and readyin = 0 ( ending the case )
 parameter S6 = 4'd6; // ready = 1 to implement the AHB bus end
 parameter S7 = 4'd7; // idle
    parameter start_signal_0 = 32'h01020304;
    parameter end_signal_0 = 32'h04030201;
always @(posedge clk) begin
   if ( !reset ) begin
      start <= 0;
```

```
ADDR <= 0;
   READY_in <= 0;</pre>
   TRANS <= 0;
   BURST <= 0;
   hsize <= 0;
   SEL <= 0;
   PROT <= 0;
   HWRITE <= 0;
   WDATA <= 0;
   state <= S0;
else begin
case(state)
   S0 : begin // assign address for start signal
       if ( READY_out == 1 ) begin
          ADDR <= 32'h5000_0000; // register of start signal
          READY_in <= 1;</pre>
          TRANS <= 2'b10;
          BURST <= 0;
                                // burst gogo
          hsize <= 3'b010;
          SEL <= 1;
          PROT <= 1;
                                // 0000 idle, 0001 read 1001 write
          state <= S1 ;</pre>
   S1: begin // read the data from 0x5000_0000[0] ( start_ signal )
       if ( READY_out == 1 ) begin
          READY_in <= 1;</pre>
          SEL <= 0;
          PROT <= 0;
          temp <= RDATA;</pre>
          state <= S2;
       end
          READY_in <= 0;</pre>
       TRANS <= 0;
   S2: begin // compare the data to 0x01020304
       if ( temp == start_signal_0 ) begin
          state <= S3;
          start <= 1; // starting moduleB ( calculation )</pre>
```

```
state <= S0;</pre>
S3 : begin // wait until calculation done
   if ( finish == 1 ) begin
      state <= S4;
   ADDR <= 0;
   READY_in <= 0;</pre>
   TRANS <= 0;
   BURST <= 0;
   hsize <= 0;
   SEL <= 0;
   PROT <= 0;
   HWRITE <= 0;
   WDATA <= 0;
S4: begin // assign address for end signal and write ( resp = 0 )
   if ( READY_out == 1 && RESP == 0) begin
      ADDR <= 32'h5000_0004; // address
      READY_in <= 1;</pre>
                            // ready (output)
      TRANS <= 2'b10; // 10 nonseq
      BURST <= 0;
                            // burst
      hsize <= 3'b010;
      SEL <= 1;
      PROT <= 9;
      HWRITE <= 1;
      WDATA <= end_signal_0; // write 0x04030201</pre>
      state <= S5;
S5: begin // write the data
   READY_in <= 0;</pre>
   TRANS <= 0;
   state <= S6;
S6: begin // end of write, then go to default state.
   if ( READY_out == 0 && RESP == 0) begin
      READY_in <= 1;</pre>
      SEL <= 0;
      PROT <= 0;
```

moduleA is same as we coded as week9. we assign the values referring to AHB spec (provided pdf in week9). The details are explained in week9.

		S0	S1	S2	S3	S4	S5	S6	S7
	if			temp==01020304	wait for finish ve	c_add			
input	HRDATA								
	HRESP					if==0		if==0	
	HREADYin	if == 1	if == 1			if==1		if==0	
output	HADDR	5000_0000	5000_0000	5000_0000	0	5000_0004	5000_0004	5000_0004	5000_0004
	HWDATA	0	0	0	0	4030201	0	0	0
	HBURST	0	0	0	0	0	0	0	0
	HREADY	1	1	1	0	1	0	1	0
	HTRANS	2'b10	2'b00	2'b00	2'b00	2'b10	2'b00	2'b00	2'b00
	HWRITE	0	0	0	0	1	1	0	0
	HSEL	1	0	0	0	1	1	0	0
	HPROT	4'b0001	4'b0000	4'b0000	0	4'b1001	4'b0000	4'b0000	0
	HSIZE	3'b010	3'b010	3'b010	0	3'b010	3'b010	3'b010	3'b010
output	start	0		1					
input	fin				checking				

[ module A variables ]

we use 8 states and each state is implemented as above. READYin and RESP is core input that checks if we do the read or write or wait. as we explained in week8. at first, we initial begin state to S0. S0 is the state that gets the address of the register PC ( program counter ) ( checked as posedge of clk ). but in case of S0, the followings are implemented when READYin ( AHB\_INTERFACE\_hready\_in) is 1. PC is 5000\_0000 which is address of start\_sig. then

we go to S1 which does the read the data. in case of S2, if read\_data is 01020304 (which means C code of ARM vector add processing is ended). else, goes again to S0. when start output is 1, we go to the S3 which is waiting state to get the finish signal if fin ==1 we go to S4 which implements the end\_sig\_code. change the address to 5000\_0004 (end\_sig\_array) and write the data(end\_sig\_code = 04030201) to end\_sig[0]. SDK ends, the rest states S5,S6.S7 is tedious states that will do the arrange the interfaces to 0.

==============moduleB=============

```
module moduleB(
 input [31:0]RDATA,
 input READY_out,
 input RESP,
 output reg [31:0]ADDR,
 output reg READY_in,
 output reg [1:0] TRANS,
 output reg [2:0]BURST,
 output reg [2:0]hsize,
 output reg SEL,
 output reg [3:0]PROT,
 output reg HWRITE,
 output reg [31:0]WDATA,
 input start,
 output reg finish,
 input clk,
 input reset
reg [3:0] state;
reg [31:0] count, count_2, count_3, count_4, count_max;
// count : for whole loop of calculation ends at 4*(80*84 + 80). it indicates convolution
position ( stride 1 )
// count 2 : for loop of read weight
// count_max : checking max pooling done
reg [7:0] B_11, B_12, B_13, B_21, B_22, B_23, B_31, B_32, B_33;
reg [15:0] A_temp;
multiplication
                    // [6:5] is fractional number. setting this make multiplication possible.
reg [31:0] mul temp;
                      // since we multiply A_temp with Bmul_ij ( 16bit * 16bit ) => max
position can be 32bit.
```

```
reg [7:0] mul_1, mul_2, mul_3, mul_4, mul_write; // variables for max pooling.
// Bmul_11\sim33 is weight(abs). fixed position implemented ( [6:0] is fraction )
wire [15:0] Bmul_11, Bmul_12, Bmul_13, Bmul_21, Bmul_22, Bmul_23, Bmul_31, Bmul_32, Bmul_33;
wire [7:0] mul; // max value of 2x2 inner matrix
// these are variables for weight. get abs to calculate multiplication.
assign Bmul_11[7:0] =(B_11[7]==0)? B_11:~B_11+1'b1;
assign Bmul_12[7:0] =(B_12[7]==0)? B_12:~B_12+1'b1; // - sign
assign Bmul_13[7:0] =(B_13[7]==0)? B_13:~B_13+1'b1;
assign Bmul_21[7:0] =(B_21[7]==0)? B_21:~B_21+1'b1; // - sign
assign Bmul_22[7:0] =(B_22[7]==0)? B_22:~B_22+1'b1;
assign Bmul_23[7:0] =(B_23[7]==0)? B_23:\simB_23+1'b1; // - sign
assign Bmul_31[7:0] =(B_31[7]==0)? B_31:~B_31+1'b1; // - sign
assign Bmul_32[7:0] =(B_32[7]==0)? B_32:\simB_32+1'b1; // - sign
assign Bmul_33[7:0] =(B_33[7]==0)? B_33:\simB_33+1'b1;
// Do ReLU
assign mul = (mul_write[7]==0)? mul_write : 0;
state
    parameter S0 = 4'd0; // check start signal
    parameter read_wgt_0 = 4'd1; // assign address to read weight value ( 4001_0000[i] ) i < 9</pre>
    parameter read_wgt_1 = 4'd9; // change ready in and trans to 0 to use bus ( for convolution
    parameter save_weight = 4'd2; // save the weight to B11 ~ B33.
    parameter read_im_0 = 4'd3; // try to read image data ( 4000_0000[j] ) j < 82*82</pre>
    parameter read_im_1 = 4'd10; // change ready in and trans to 0 to use bus ( for image data )
    parameter save_Atemp = 4'd4; // save the image data to A_temp
    parameter cal_m1 = 4'd11; // calculate 2D convolution & ReLU for matrix 1 ( with moving to
    parameter cal_m2 = 4'd12; // calculate 2D convolution & ReLU for matrix 2 ( with moving to
    parameter cal_m3 = 4'd13; // calculate 2D convolution & ReLU for matrix 3 ( with moving to
    parameter cal_m4 = 4'd14; // calculate 2D convolution & ReLU for matrix 4 ( with moving to
read im 0 )
    parameter cal_max = 4'd15; // find max value from cal_m1-cal_m4
    parameter wrt_0 = 4'd5; // write the data to activation_fpga ( 4002_0000[k] ), k < 1681</pre>
(41^2)
    parameter wrt_1 = 4'd6; // change ready in and trans to 0 to use bus ( do write )
    parameter check_0 = 4'd7; // check whether the count(img_matrix position) reaches 4*( 80*84
    // if not count doesn't end, go to read_im_0 ( loop 2 )
    parameter S done = 4'd8; // end of the whole loop. get out finish = 1
```

```
always @(posedge clk) begin
   if ( !reset ) begin
       ADDR <= 0;
       READY_in <= 0;</pre>
       TRANS <= 0;
       BURST <= 0;
       hsize <= 0;
       SEL <= 0;
       PROT <= 0;
       HWRITE <= 0;
       WDATA <= 0;
       count <= 0;
       finish <= 0;</pre>
       state <= S0; //S0 initial state</pre>
   else begin //not reset
       case(state) // case ///
       S0: begin
           if ( start ) // check start sig from moduleA //start_sig[0] is 0x01020304
              state <= read_wgt_0; //go to state read_wgt_0</pre>
       read_wgt_0: begin
           if ( READY_out == 1 ) begin
              ADDR <= 32'h4001_0000 + count_2; // address of convolution weight.
              READY_in <= 1;</pre>
              TRANS <= 2'b10;
              BURST <= 0;
              hsize <= 3'b010; //hsize is fixed to word(4byte) for bus</pre>
              SEL <= 1;
              PROT <= 1;
              state <= read_wgt_1; //go to state read_wgt_1</pre>
       read_wgt_1: begin
          READY_in <= 0;</pre>
          TRANS <= 0;
           state <= save_weight; //go to state save_weight</pre>
```

```
save_weight: begin
   if ( READY_out == 1 ) begin
       SEL <= 0;
       PROT <= 0;
       READY_in <= 1;</pre>
       if ( count_2 == 0) begin // (1,1) of weight matrix
       B_11 \leftarrow RDATA[31:24]; // we use 8 bit-binary //RDATA[31:24] == RDATA[23:16] ==
       count_2 <= count_2 + 4; // go to next matrix position</pre>
       state <= read_wgt_0;</pre>
                               // go to first read section and will read B_12 next
       end
       else if (count_2 == 4) begin // (1,2) of weight matrix.
       B_12 <=RDATA[31:24]; //RDATA is changed at read_wgt_1 state. Address <= Address + 4
       count_2 <= count_2 + 4;
       state <= read_wgt_0;</pre>
       else if (count_2 == 8) begin
       B_13 <=RDATA[31:24];
       count_2 <= count_2 + 4;
       state <= read_wgt_0;</pre>
       else if (count_2 == 12) begin
       B_21 <=RDATA[31:24];
       count_2 <= count_2 + 4;</pre>
       state <= read_wgt_0;</pre>
       else if (count_2 == 16) begin
       B_22 <=RDATA[31:24];
       count_2 <= count_2 + 4;
       state <= read_wgt_0;</pre>
       else if (count_2 == 20) begin
       B_23 <=RDATA[31:24];
       count_2 <= count_2 + 4;</pre>
       state <= read_wgt_0;</pre>
       else if (count_2 == 24) begin
       B_31 <=RDATA[31:24];
       count_2 <= count_2 + 4;</pre>
       state <= read_wgt_0;</pre>
       end
       else if (count_2 == 28) begin
       B_32 <=RDATA[31:24];
       count 2 <= count 2 + 4;
       state <= read_wgt_0;</pre>
       else if ( count_2 == 32 ) begin //last weigt matrix component (3,3)
          B_33 <=RDATA[31:24];
          state <= read_im_0; //all of the weight component is read, now we have to read</pre>
```

end

```
read_im_0: begin
   if ( READY_out == 1 ) begin
       ADDR \ll 32'h4000_0000 + count + count_3 + count_max; // address of image data.
       // count is jump for whole 2D convolution position jump by two rows.
       // count_3 is jump for inner matrix of image_data ( 3x3 ) jump by one row
       READY_in <= 1; // do read or write bus</pre>
       TRANS <= 2'b10;
       BURST <= 0;
       hsize <= 3'b010;
       SEL <= 1;
       PROT <= 1;
       state <= read_im_1;</pre>
read_im_1: begin
   READY_in <= 0;</pre>
   TRANS <= 0;
   state <= save_Atemp;</pre>
save_Atemp: begin
       if ( READY_out == 1 ) begin
       A_temp[12:5] <= RDATA[31:24]; // { D , D , D , D }
       READY_in <= 1;</pre>
       SEL <= 0;
       PROT <= 0;
       if ( count_max ==0 ) state <= cal_m1;</pre>
       else if (count_max ==4 ) state <= cal_m2;</pre>
       else if (count max ==4*84 ) state <= cal m3;</pre>
       else if (count_max ==4*85 ) state <= cal_m4;</pre>
cal_m1 : begin
  if ( READY_out == 1 ) begin
   if ( count_3 == 0) begin
           count_3 <= count_3+ 4;</pre>
          mul_temp <= mul_temp + A_temp*Bmul_11; //Bmul_11 = abs(B11). B11>0 so just add
```

```
state <=read_im_0; //count_3 is increased -> A_temp address is increased to
next value and repeat the loop
              else if ( count_3 == 4) begin
                  count_3 <= count_3+ 4;</pre>
                   mul_temp <= mul_temp - A_temp*Bmul_12; //Bmul_12 = abs(B12), B12<0 so we have</pre>
to subtract
                  state <=read_im_0;</pre>
              else if ( count_3 == 8) begin
                  count_3 <= 4*84; //indicate the next line of A_temp (84th index address)</pre>
                   mul_temp <= mul_temp + A_temp*Bmul_13;</pre>
                  state <=read_im_0;</pre>
              else if ( count_3 == 4*84) begin //line is changed so A_temp has to increase
                  count_3 <= count_3+ 4; //change to next index address</pre>
                  mul_temp <= mul_temp - A_temp*Bmul_21; //B21 is negative value</pre>
                  state <=read_im_0;</pre>
              else if ( count_3 == 4*85) begin // count_3 == 4*84 + 4 = 4*85
                  count_3 <= count_3+ 4;</pre>
                   mul_temp <= mul_temp + A_temp*Bmul_22;</pre>
                  state <=read_im_0;</pre>
              else if ( count_3 == 4*86) begin
                  count_3 <= 4*168; //change address to index 2*84 which is 3rd line</pre>
                  mul_temp <= mul_temp - A_temp*Bmul_23;</pre>
                  state <=read_im_0;</pre>
              else if ( count_3 == 4*168) begin
                  count_3 <= count_3 +4;</pre>
                  mul_temp <= mul_temp - A_temp*Bmul_31;</pre>
                  state <=read_im_0;</pre>
              else if ( count_3 == 4*169) begin
              count_3 <= count_3 +4;</pre>
                   mul_temp <= mul_temp - A_temp*Bmul_32;</pre>
                  state <=read im 0;</pre>
```

```
else if ( count_3 == 4*170) begin
              count_3 <= 400; // 400 go next (random number 400)</pre>
                  mul_temp <= mul_temp + A_temp*Bmul_33;</pre>
                  state <=cal_m1;</pre>
              end
              else if ( count_3 == 400) begin
              count_3 <=0; //count_3 is used for loop on cal_m1. We have to initialize to use in</pre>
              count_max <= 4; //// core count</pre>
              mul_1[7:0] <= mul_temp[19:12]; // this is core statement of getting output.</pre>
number
              // is (1,17,14) representation
              mul_temp <=0; //initialize to use this on cal_m2</pre>
              state <= read_im_0;</pre>
              end
          end
          // next cal_m2,3,4 is same with cal_m1 except that the address A_temp is increased by 4
       cal_m2 : begin
          if ( READY_out == 1 ) begin
          if ( count_3 == 0) begin
                  count_3 <= count_3+ 4;</pre>
                  mul_temp <= mul_temp + A_temp*Bmul_11;</pre>
                  state <=read_im_0;</pre>
              end
              else if ( count_3 == 4) begin
                  count_3 <= count_3+ 4;</pre>
                   mul_temp <= mul_temp - A_temp*Bmul_12;</pre>
                  state <=read_im_0;</pre>
              else if ( count_3 == 8) begin
                  count 3 <= 4*84;
                   mul_temp <= mul_temp + A_temp*Bmul_13;</pre>
                  state <=read_im_0;</pre>
              else if ( count_3 == 4*84) begin
                  count_3 <= count_3+ 4;</pre>
                  mul_temp <= mul_temp - A_temp*Bmul_21;</pre>
                  state <=read_im_0;</pre>
```

```
else if ( count_3 == 4*85) begin
          count_3 <= count_3+ 4;</pre>
          mul_temp <= mul_temp + A_temp*Bmul_22;</pre>
          state <=read_im_0;</pre>
      else if ( count_3 == 4*86) begin
          count_3 <= 4*168;
          mul_temp <= mul_temp - A_temp*Bmul_23;</pre>
          state <=read_im_0;</pre>
      end
      else if ( count_3 == 4*168) begin
          count_3 <= count_3 +4;</pre>
          mul_temp <= mul_temp - A_temp*Bmul_31;</pre>
          state <=read_im_0;</pre>
      else if ( count_3 == 4*169) begin
      count_3 <= count_3 +4;</pre>
           mul_temp <= mul_temp - A_temp*Bmul_32;</pre>
          state <=read_im_0;</pre>
      else if ( count_3 == 4*170) begin
      count_3 <= 400;
          mul_temp <= mul_temp + A_temp*Bmul_33;</pre>
          state <=cal_m2;</pre>
       end
      else if ( count_3 == 400) begin
      count_3 <=0;
      count_max <= 4*84;</pre>
      mul_2[7:0] <= mul_temp[19:12];</pre>
      mul_temp <=0;</pre>
      state <= read_im_0;</pre>
 // next cal_m3 is same with cal_m1,2 except that the count_max is 4*84 which indicates
 // mul_3 is third component of inner matrix
cal_m3 : begin
 if ( READY_out == 1 ) begin
  if ( count_3 == 0) begin
```

```
count_3 <= count_3+ 4;</pre>
   mul_temp <= mul_temp + A_temp*Bmul_11;</pre>
    state <=read_im_0;</pre>
else if ( count_3 == 4) begin
   count_3 <= count_3+ 4;</pre>
    mul_temp <= mul_temp - A_temp*Bmul_12;</pre>
   state <=read_im_0;</pre>
else if ( count_3 == 8) begin
   count_3 <= 4*84;
    mul_temp <= mul_temp + A_temp*Bmul_13;</pre>
    state <=read_im_0;</pre>
else if ( count_3 == 4*84) begin
   count_3 <= count_3+ 4;</pre>
   mul_temp <= mul_temp - A_temp*Bmul_21;</pre>
   state <=read_im_0;</pre>
else if ( count_3 == 4*85) begin
   count_3 <= count_3+ 4;</pre>
    mul_temp <= mul_temp + A_temp*Bmul_22;</pre>
   state <=read_im_0;</pre>
else if ( count_3 == 4*86) begin
   count_3 <= 4*168;
   mul_temp <= mul_temp - A_temp*Bmul_23;</pre>
   state <=read_im_0;</pre>
else if ( count_3 == 4*168) begin
   count_3 <= count_3 +4;</pre>
    mul_temp <= mul_temp - A_temp*Bmul_31;</pre>
    state <=read_im_0;</pre>
else if ( count_3 == 4*169) begin
count_3 <= count_3 +4;</pre>
    mul_temp <= mul_temp - A_temp*Bmul_32;</pre>
   state <=read_im_0;</pre>
```

```
else if ( count_3 == 4*170) begin
      count_3 <= 400;
          mul_temp <= mul_temp + A_temp*Bmul_33;</pre>
          state <=cal_m3;</pre>
      else if ( count_3 == 400) begin
      count_3 <=0;
      count_max <= 4*85;</pre>
      mul_3[7:0] <= mul_temp[19:12];
      mul_temp <=0;</pre>
      state <= read_im_0;</pre>
cal_m4 : begin
 if ( READY_out == 1 ) begin
  if ( count_3 == 0) begin
          count_3 <= count_3+ 4;</pre>
          mul_temp <= mul_temp + A_temp*Bmul_11;</pre>
          state <=read_im_0;</pre>
      else if ( count_3 == 4) begin
          count_3 <= count_3+ 4;</pre>
           mul_temp <= mul_temp - A_temp*Bmul_12;</pre>
          state <=read_im_0;</pre>
      else if ( count_3 == 8) begin
          count_3 <= 4*84;
           mul_temp <= mul_temp + A_temp*Bmul_13;</pre>
          state <=read_im_0;</pre>
      else if ( count_3 == 4*84) begin
          count_3 <= count_3+ 4;</pre>
          mul_temp <= mul_temp - A_temp*Bmul_21;</pre>
          state <=read_im_0;</pre>
      else if ( count_3 == 4*85) begin
          count_3 <= count_3+ 4;</pre>
           mul_temp <= mul_temp + A_temp*Bmul_22;</pre>
          state <=read_im_0;</pre>
```

```
else if ( count_3 == 4*86) begin
                  count_3 <= 4*168;
                  mul_temp <= mul_temp - A_temp*Bmul_23;</pre>
                  state <=read_im_0;</pre>
              else if ( count_3 == 4*168) begin
                  count_3 <= count_3 +4;</pre>
                   mul_temp <= mul_temp - A_temp*Bmul_31;</pre>
                  state <=read_im_0;</pre>
              else if ( count_3 == 4*169) begin
              count_3 <= count_3 +4;</pre>
                   mul_temp <= mul_temp - A_temp*Bmul_32;</pre>
                  state <=read_im_0;</pre>
              end
              else if ( count_3 == 4*170) begin
              count_3 <= 400;
                  mul_temp <= mul_temp + A_temp*Bmul_33;</pre>
                  state <=cal_m4;</pre>
              else if ( count_3 == 400) begin
              count_3 <=0;
              count_max <= 0;</pre>
              mul_4[7:0] <= mul_temp[19:12];
              mul_temp <=0;</pre>
              state <= cal_max; //we have saved mul_1,mul_2,mul_3,mul_4 value so now we need to</pre>
know which one is the largest
       end
       cal_max : begin
          if ( READY_out == 1 ) begin
              if ( mul_1 >= mul_2 ) begin
                  if( mul_1>= mul_3) begin
                      if (mul_1 >= mul_4) begin //mul_1 will be the maximum of four values
                      mul_write <= mul_1; //pick and save mul_1 to mul_write</pre>
                      state <= wrt_0;</pre>
                      mul_write <= mul_4;</pre>
                      state <= wrt_0;</pre>
                   else begin // \text{ mul}_3 > 1,2
```

```
if (mul_3 >= mul_4) begin
                          mul_write <= mul_3;</pre>
                          state <= wrt_0;</pre>
                      else begin
                          mul_write <= mul_4;</pre>
                          state <= wrt_0;</pre>
                  if( mul_2>= mul_3) begin
                   if (mul_2 >= mul_4) begin
                        mul_write <= mul_2;</pre>
                        state <= wrt_0;</pre>
                         else begin // 4 > 1,2,3
                         mul_write <= mul_4;</pre>
                         state <= wrt_0;</pre>
                              else begin // \text{ mul}_3 > 1,2
                                 if (mul_3 >= mul_4) begin
                                     mul_write <= mul_3;</pre>
                                      state <= wrt_0;</pre>
                                    mul_write <= mul_4;</pre>
                                      state <= wrt_0;</pre>
wrt_0
       wrt_0: begin // write
           if ( READY_out == 1 && RESP == 0 ) begin
               ADDR <= 32'h4002_0000 + count; //write mul_write at address starting from 4002_0000
               READY_in <= 1;</pre>
               TRANS <= 2'b10;
               BURST <= 0;
               hsize <= 3'b010;
               SEL <= 1;
               PROT <= 9;
               HWRITE <= 1;
               WDATA <= {mul,mul,mul,mul}; // mul is 8 bit, and paste it as write data
               state <= wrt_1;</pre>
```

```
wrt_1: begin
         READY_in <= 0;
         TRANS <= 0;
          state <= check_0;</pre>
      end
      check_0: begin
          if ( READY_out == 0 && RESP == 0) begin
             READY_in <= 1;</pre>
             HWRITE <= 0;
             WDATA <= 0;
             SEL <= 0;
             PROT <= 0;
             if ( count >= 27200 ) begin // = 32'hfffc // 56448, 28224 , 4*1681=6724 // 27536-8
                 state <= S_done;</pre>
             else begin
                 if ( count_4 < 41) begin //count_4 is just an column index of activation FPGA
(0~40)
                    count <= count + 8;</pre>
                    //convolution activation matrix column index increases by 2 because
                    //we take one maximum value from 2*2 inner matrix
                    count_4 <= count_4 + 1'd1; //go to next column index</pre>
                 else if (count_4 == 41) begin //if one line ends (all 41 column calculated)
                    count_4<=0; //initialize column index</pre>
                    count <= count +16 + 4*84; //go to two lines ahead</pre>
                 state <= read_im_0;</pre>
      S_done: begin // out finish signal
          ADDR <= 0;
          READY_in <= 0;</pre>
          TRANS <= 0;
          BURST <= 0;
          hsize <= 0;
          SEL <= 0;
          PROT <= 0;
          HWRITE <= 0;
          WDATA <= 0;
```

```
finish <= 1;
end

endcase
end
end
end
end</pre>
```

## ▶ 3. SDK result

```
if ( activation_fpga[i] & 0x80 != 0 ) // sign check => if negative
           if ( activation_fpga[i] < lower_bound ) // less than 1b of ( max pc
               break;
           if ( upper bound < activation fpga[i] ) // greater than ub => break
               break;
       if ( i = 1681 ) { // i = 1681
           print("@@@@@@ CORRECT @@@@@@\n");
           printf("FPGA:\t%.31f ms\n", (double)(end-start)/(COUNTS PER SECOND/1
🔐 Problems 🥭 Tasks 📮 Console 🔲 Properties 📮 SDK Terminal 🛭
                                                                  + 28 / -
Connected to: Serial ( COM3, 115200, 0, 8)
Connected to COM3 at 115200
 @@@@@@ Accel Start @@@@@@
 @@@@@@ Accel Finish @@@@@@
 @@@@@@ CORRECT @@@@@@@
 FPGA: 17.703 ms
```

We adjust the SIZE to 1681 as intended. The FPGA time calculated as 17.703ms. If we consider week9's ARM time ( about 56.034ms ), it would be far faster than ARM since week9's ARM only operates vector addition. if we implement CNN in c-code and check the ARM time, it will take much time than 17.703ms.

### ▶ 4. Discussion

There were few things to lower the calculation time, but since we didn't have much time to implement, we left it as discussion.

1) Make another module that only handles with calculation.

Let new module be module-C. on module-B, make read data as output and calculation with counting on module-C will reduce the time. In this case, module-B only do read data and write data. So the time will be reduced.

2) Do the calculation out of state.

If we do the calculation by assign statement outside of the case-state ( as we did in week9 ) we calculate in parallel, which will make time lowered.

The number of state is fixed in each three cycles(loops). For example, for loop 1, we need 3 state of read\_wgt\_0, read\_wgt\_1 and save\_weight states. For loop 2, there are read\_im\_0, read\_im\_1, save\_Atemp and cal\_m. For loop 3, there are cal\_max, wrt\_0, srt\_1 and check\_0. These are fixed essential states that we need at each loop. We thought that the most affective component for the execution time is number of states passed for total calculation. Since the number of states per loops is fixed, we have to reduce the number of cycles.

For example, one of the most stupid code will be taking loop1 inside loop2 which means that bringing the weight matrix(loop1) all the time when we calculate one component of convolution activation matrix. Total cycle can be calculated through

- 1. 9 cycles to bring weight matrix
- 2. 9 \* 4 \* 9 cycles to make one component of activation FPGA matrix
- 3. 9 \* 4 \* 9 \* 41 \* 41 cycles to make total activation FPGA matrix

⇒ Stupid code.

For another reasonable example, if we make a code that makes 82\*82 convolution activation matrix and then calculate the maximum value of inner 2\*2 matrix which we can make 41\*41 activation FPGA matrix, we will need

- 1. 9 cycles to make one component of convolution activation matrix,
- 2. 9 \* 82 \* 82 cycles to make convolution activation matrix,
- 3. 41\*41 cycles to make activation FPGA matrix

In case of our code, we don't make convolution activation matrix because we will only use small portion (2\*2 inner matrix) of that convolution activation matrix. We will directly calculate the component of activation FPGA matrix (mul\_write) from the inner matrix. In that manner, we can calculate number of cycles by following equations.

- 1. 4 \* 9 cycles to make four component (2\*2 inner vector) of convolution activation matrix
- 2. 4 \* 9 \* 41 \* 41 cycles to make activation FPGA matrix


Total = 60,516 Cycles

Of course we could make the code efficiently by changing the code of earning the maximum value of inner 2 \* 2 matrix = mul\_write(one component of activation FPGA matrix) or so. But we thought that our code is fine enough to make the execution time fast as we need.

And few things to be modified ( not faster the time )

- 1) we read the data overlapped, since we do whole calculation in loop2. If we set another temporary value and save the read data, we could have reduce the get-access-and-read-data-overlapped and as a result we can reduce the time.
- 2) make convolution first, then save the data to another register, Then implement max pooling. It would also reduce the reading address but we need more WRITE transition which would make module slower.

#### -Appendix (Failed moments)



we failed several times. The first one is that we calculate the wrong indexes thus state couldn't go to write and finish section. The second one is we do wrong slicing (fixed point representation). Therefore the output is not matched with intended one.

## ▶ 5. References

- 1) AMBA® 3 AHB-Lite Protocol v1.0 Specification by www.arm.com
- 2) s-space.snu.ac.kr/bitstream/10371/122933/1/00000009022.pdf
- 3) http://recipes.egloos.com/4991780
- 4) <a href="https://m.blog.naver.com/PostView.nhn?blogId=esoclab&logNo=20174360379&proxyReferer=https%3A%2">https://m.blog.naver.com/PostView.nhn?blogId=esoclab&logNo=20174360379&proxyReferer=https%3A%2</a> F%2Fwww.google.com%2F
- 5) http://egloos.zum.com/donghyun53/v/4087409
- 6) https://en.wikipedia.org/wiki/Wiki