




TD0
TK12
TK




TD1
TK12
TK



Foot
F1
Foot
F2
Foot
F3
Foot
F4

Title Arty		Rev C.1 Copyright 2015
Circuit PMOD, BTN, SWTs		
Doc# 500-319		
Engineer MTA		
Author GMA		
Date 10/1/2015		
Sheet# 1 out of 12		


DIGILENT
 BEYOND THEORY

1



2

3

4



A

A




B

B



C

C



D

D

Title		Rev
Arty		C.1
Circuit LEDs		Copyright 2015
Doc#	500-319	
Engineer	MTA	
Author	GMA	
Date	10/1/2015	
Sheet#	2 out of 12	





**DIGILENT**
BEYOND THEORY

1





2

3


4




POWER



Note: Terminate N signals next to Analog Header


Title Arty		Rev C.1 Copyright 2015
Circuit CHiPKIT IO		
Doc# 500-319		
Engineer MTA		
Author GMA		
Date 10/1/2015		
Sheet# 3 out of 12		

IC1A




XC7A35T-L1CSG324I

IC1C




XC7A35T-L1CSG324I


IC1B



XC7A35T-L1CSG324I



Title		Rev
Arty		C.1
Circuit		Copyright 2015
FPGA Banks		
Doc#	500-319	
Engineer	MTA	
Author	GMA	
Date	10/1/2015	
Sheet#	4	out of 12

**DIGILENT**
BEYOND THEORY

IC1D

BANK 34

IO_0_34	K6	DDR3 RESET
IO_L1P_T0_34	L1	DDR3_DM0
IO_L1N_T0_34	M1	DDR3_DQ5
IO_L2P_T0_34	K3	DDR3_DQ2
IO_L2N_T0_34	L3	DDR3_DQ1
IO_L3P_T0_DQS_34	N2	DDR3_DQS0_P
IO_L3N_T0_DQS_34	N1	DDR3_DQS0_N
IO_L4P_T0_34	M3	DDR3_DQ4
IO_L4N_T0_34	M2	DDR3_DQ7
IO_L5P_T0_34	K5	DDR3_DQ0
IO_L5N_T0_34	L4	DDR3_DQ6
IO_L6P_T0_34	L6	DDR3_DQ3
IO_L6N_T0_VREF_34	L5	
IO_L7P_T1_34	V1	DDR3_DM1
IO_L7N_T1_34	V1	DDR3_DQ12
IO_L8P_T1_34	U4	DDR3_DQ10
IO_L8N_T1_34	U3	DDR3_DQ14
IO_L9P_T1_DQS_34	U2	DDR3_DQS1_P
IO_L9N_T1_DQS_34	V2	DDR3_DQS1_N
IO_L10P_T1_34	V5	DDR3_DQ11
IO_L10N_T1_34	V4	DDR3_DQ8
IO_L11P_T1_SRCC_34	K3	DDR3_DQ15
IO_L11N_T1_SRCC_34	L3	DDR3_DQ13
IO_L12P_T1_MRCC_34	L5	DDR3_DQ9
IO_L12N_T1_MRCC_34	L4	
IO_L13P_T2_MRCC_34	N5	DDR3_CKE0
IO_L13N_T2_MRCC_34	P5	DDR3_WE
IO_L14P_T2_SRCC_34	P4	DDR3_BA1
IO_L14N_T2_SRCC_34	P3	DDR3_RAS
IO_L15P_T2_DQS_34	P2	DDR3_BA2
IO_L15N_T2_DQS_34	R2	DDR3_A0
IO_L16P_T2_34	M4	DDR3_CAS
IO_L16N_T2_34	U4	DDR3_A2
IO_L17P_T2_34	K1	DDR3_BA0
IO_L17N_T2_34	T1	DDR3_A3
IO_L18P_T2_34	M6	DDR3_A1
IO_L18N_T2_34	N6	DDR3_A4
IO_L19P_T3_34	K6	DDR3_A10
IO_L19N_T3_VREF_34	K5	DDR3_ODT
IO_L20P_T3_34	V7	DDR3_A9
IO_L20N_T3_34	V6	DDR3_A6
IO_L21P_T3_DQS_34	U9	DDR3_CLK0_P
IO_L21N_T3_DQS_34	V9	DDR3_CLK0_N
IO_L22P_T3_34	U7	DDR3_A7
IO_L22N_T3_34	U6	DDR3_A11
IO_L23P_T3_34	K7	DDR3_A5
IO_L23N_T3_34	L6	DDR3_A12
IO_L24P_T3_34	K8	DDR3_A8
IO_L24N_T3_34	L8	DDR3_A13
IO_25_34	U8	DDR3_CS




XC7A35T-L1CSG324I

IC1E

BANK 35




IO_0_35	F5	CK_A0
IO_L1P_T0_AD4P_35	C6	CK_AN0_P
IO_L1N_T0_AD4N_35	C5	CK_AN0_N
IO_L2P_T0_AD12P_35	B7	AD12_P
IO_L2N_T0_AD12N_35	B6	AD12_N
IO_L3P_T0_DQS_AD5P_35	A6	CK_AN1_P
IO_L3N_T0_DQS_AD5N_35	A5	CK_AN1_N
IO_L4P_T0_35	D8	CK_A1
IO_L4N_T0_35	C7	CK_A2
IO_L5P_T0_AD13P_35	E6	AD13_P
IO_L5N_T0_AD13N_35	E5	AD13_N
IO_L6P_T0_35	F7	CK_A3
IO_L6N_T0_VREF_35	D7	CK_A4
IO_L7P_T1_AD6P_35	C4	CK_AN2_P
IO_L7N_T1_AD6N_35	B4	CK_AN2_N
IO_L8P_T1_AD14P_35	A4	AD14_P
IO_L8N_T1_AD14N_35	A3	AD14_N
IO_L9P_T1_DQS_AD7P_35	B1	CK_AN3_P
IO_L9N_T1_DQS_AD7N_35	A1	CK_AN3_N
IO_L10P_T1_AD15P_35	B3	CK_AN4_P
IO_L10N_T1_AD15N_35	B2	CK_AN4_N
IO_L11P_T1_SRCC_35	D5	CK_A5
IO_L11N_T1_SRCC_35	D4	JD1
IO_L12P_T1_MRCC_35	E3	GCLK100
IO_L12N_T1_MRCC_35	D3	JD2
IO_L13P_T2_MRCC_35	F4	JD3
IO_L13N_T2_MRCC_35	F3	JD4
IO_L14P_T2_SRCC_35	E2	JD7
IO_L14N_T2_SRCC_35	D2	JD8
IO_L15P_T2_DQS_35	H2	JD9
IO_L15N_T2_DQS_35	G2	JD10
IO_L16P_T2_35	C2	CK_RST
IO_L16N_T2_35	C1	CK_SS
IO_L17P_T2_35	G1	CK_MOSI
IO_L17N_T2_35	G1	CK_MISO
IO_L18P_T2_35	F1	CK_SCK
IO_L18N_T2_35	E1	LED0_B
IO_L19P_T3_35	G6	LED0_R
IO_L19N_T3_VREF_35	F6	LED0_G
IO_L20P_T3_35	G4	LED1_B
IO_L20N_T3_35	G3	LED1_R
IO_L21P_T3_DQS_35	F4	LED1_G
IO_L21N_T3_DQS_35	F4	LED2_B
IO_L22P_T3_35	F3	LED2_R
IO_L22N_T3_35	F2	LED2_G
IO_L23P_T3_35	C2	LED3_B
IO_L23N_T3_35	C1	LED3_R
IO_L24P_T3_35	F6	LED3_G
IO_L24N_T3_35	F5	LED4
IO_25_35	F5	LED5


XC7A35T-L1CSG324I




Title		Rev	
Arty		C.1	
Circuit		Copyright 2015	
FPGA Banks			
Doc#	500-319		
Engineer	MTA		
Author	GMA		
Date	10/1/2015		
Sheet#	5 out of 12		

DIGILENT
BEYOND THEORY





This Page Intentionally Left Blank



Title Arty		Rev C.1
Circuit Power Regulation		Copyright 2015
Doc#	500-319	
Engineer	MTA	
Author	GMA	
Date	10/1/2015	
Sheet#	11 out of 12	



