

# Datasheet for 144 pins FPGA board PCB

EVD17I009

EVD17I014

ESD17I012

EVD17I020


ESD17I009



## List of Contents

1. FPGA core IC
  - a. Pin diagram
  - b. Pin details
2. DAC
  - a. Pin diagram
  - b. Pin details
3. ADC
  - a. Pin diagram
  - b. Pin details
4. Keypad
  - a. Pin diagram
  - b. Pin details
5. LCD
  - a. Pin diagram
  - b. Pin details
6. USB (Type A and Type B)
  - a. Pin diagram
  - b. Pin details
7. Power Supply
  - a. Pin diagram
  - b. Pin details
8. LEDs and Switches
  - a. Pin diagram
  - b. Pin details
9. Miscellaneous Components
  - a. Resistors
  - b. Capacitors
  - c. Inductors
  - d. Keypad
  - e. Vga port
  - f. Usb port A
  - g. Usb port B
  - h. Power supply port

## 1.Fpga core IC

IC?





COMMON DIMENSIONS  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	—	—	1.60	
A1	0.05	—	0.15	
A2	1.35	1.40	1.45	
D	22.00 BSC			
D1	20.00 BSC			Note 2
E	22.00 BSC			
E1	20.00 BSC			Note 2
b	0.17	0.22	0.27	
C	0.09	—	0.20	
L	0.45	0.60	0.75	
e	0.50 TYP			

- Notes: 1. This package conforms to JEDEC reference MS-026, Variation BFB.  
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.  
3. Lead coplanarity is 0.10 mm maximum.

Pin no	Name	Function
1	V <sub>CC</sub>	Supply voltage 3.3v
2	GPi/o1/GND	General purpose input output, also dedicated to ic ground
3	GPi/o2	General purpose input output
4	EN( $\overline{\text{ENU}}$ )	USB Enable Input. Drive ENU low to enable the USB power-supply outputs.(Active Low)

5	<b>NF2(<math>\overline{F2}</math>)</b>	Fault Output 2. F2 is an active-low, open-drain output that asserts when a fault condition is detected on USB2
6	<b>NF1(<math>\overline{F1}</math>)</b>	Fault Output 1. F1 is an active-low, open-drain output that asserts when a fault condition is detected on USB1
7	<b>VSIN00</b>	Vertical Sync Input
8	<b>HSIN00</b>	Horizontal Sync Input
9	<b>B0</b>	RGB Analog Input
10	<b>G0</b>	RGB Analog Input
11	<b>R0</b>	RGB Analog Input
12	<b>SCL0</b>	DDC(digital down converter) Input/Output
13	<b>SDA0</b>	DDC(digital down converter) Input/Output
14	<b>GPI/O3</b>	General purpose input output
15	<b>GPI/O4</b>	General purpose input output
16	<b>5VPin1</b>	5V output
17	<b>3.3VPin1</b>	3.3V output
18	<b>GND</b>	Dedicated Ground Pin
19	<b>GND</b>	Dedicated Ground Pin
20	<b>SDA</b>	I <sup>2</sup> C Data line
21	<b>GPI/o Pin 3 USBA</b>	General-purpose I/O or alternate function pin
22	<b>GPI/o Pin 2 USBA</b>	General-purpose I/O or alternate function pin
23	<b>URx</b>	UART RX pin (input)
24	<b>UTx</b>	UART TX pin (Output)
25	<b>RST</b>	reset
26	<b>GPI/o Pin1 USBA</b>	General-purpose I/O or alternate function pin
27	<b>GPI/o Pin 0 USBA</b>	General-purpose I/O or alternate function pin
28	<b>GPI/O5/Not Connected</b>	General purpose input output/ not connected
29	<b>SDA</b>	I <sup>2</sup> C Data line
30	<b>GPI/o Pin 3 USBA</b>	General-purpose I/O or alternate function pin

31	<b>GPi/o Pin 2 USBA</b>	General-purpose I/O or alternate function pin
32	<b>URx</b>	UART RX pin (input)
33	<b>UTx</b>	UART TX pin (Output)
34	<b>RST</b>	General purpose input output
35	<b>GPi/o Pin 1 USBA</b>	General-purpose I/O or alternate function pin
36	<b>GPi/o Pin 0 USBA</b>	General-purpose I/O or alternate function pin
37	<b>Rx</b>	Serial receiver
38	<b>Tx</b>	Serial transmitter
39	<b>Analog GP i/o1</b>	Analog General purpose input output
40	<b>Analog GP i/o2</b>	Analog General purpose input output
41	<b>GPI/O6</b>	General purpose input output
42	<b>GPI/O7</b>	General purpose input output
43	<b>GPI/O8</b>	General purpose input output
44	<b>GPI/O9</b>	General purpose input output
45	<b>GPI/O10</b>	General purpose input output
46	<b>GPI/O11</b>	General purpose input output
47	<b>3.3V Pin2</b>	3.3V output
48	<b>5V Pin2</b>	5V output
49	<b>GND</b>	Dedicated Ground Pin
50	<b>OF</b>	Overflow Output. This signal is high when the digital output is 0111111111 or 100000000000.
51	<b>ADC D0 LSB</b>	Data Outputs. The output format is two's complement.
52	<b>ADC D1</b>	Data Outputs. The output format is two's complement.
53	<b>ADC D2</b>	Data Outputs. The output format is two's complement.
54	<b>ADC D3</b>	Data Outputs. The output format is two's complement.
55	<b>ADC D4</b>	Data Outputs. The output format is two's complement.
56	<b>ADC D5</b>	Data Outputs. The output format

		is two's complement.
57	ADC D6	Data Outputs. The output format is two's complement.
58	ADC D7	Data Outputs. The output format is two's complement.
59	ADC D8	Data Outputs. The output format is two's complement.
60	ADC D9	Data Outputs. The output format is two's complement.
61	ADC D10	Data Outputs. The output format is two's complement.
62	ADC D11 MSB	Data Outputs. The output format is two's complement.
63	3.3V Pin3	3.3V output
64	5V Pin3	5V output
65	GND	Dedicated Ground Pin
66	GND	Dedicated Ground Pin
67	CLOCK	Crystal oscillator input (upto 50Mhz)
68	GPI/O12	General purpose input output
69	GPI/O13	General purpose input output
70	GPI/O14	General purpose input output
71	GPI/O15	General purpose input output
72	GPI/O16	General purpose input output
73	GPI/O17	General purpose input output
74	GPI/O18	General purpose input output
75	GPI/O19	General purpose input output
76	GPI/O20	General purpose input output
77	GPI/O21	General purpose input output
78	GPI/O22	General purpose input output
79	GPI/O23	General purpose input output
80	GPI/O24	General purpose input output
81	Clock Out	50Mhz clock out
82	DATAINA	Data channel b/w encoder and core ICs
83	DATAINB	Data channel b/w encoder and core ICs
84	DATAINC	Data channel b/w encoder and core ICs
85	DATAIND	Data channel b/w encoder and core ICs


86	<b>OUTPUT ENABLE</b>	Active low, output enabler for keypad encoder
87	<b>DATA AVAL KEY</b>	Active high for no data passing(indicates that input is possible)
88	<b>GPI/O 25</b>	General purpose input output
89	<b>GPI/O 26</b>	General purpose input output
90	<b>GPI/O 27</b>	General purpose input output
91	<b>GPI/O 28</b>	General purpose input output
92	<b>GPI/O 29</b>	General purpose input output
93	<b>DAC DB00 LSB</b>	Digital Output Data Bits.
94	<b>DAC DB01</b>	Digital Output Data Bits.
95	<b>DAC DB02</b>	Digital Output Data Bits.
96	<b>DAC DB03</b>	Digital Output Data Bits.
97	<b>DAC DB04</b>	Digital Output Data Bits.
98	<b>DAC DB05</b>	Digital Output Data Bits.
99	<b>DAC DB06</b>	Digital Output Data Bits.
100	<b>DAC DB07</b>	Digital Output Data Bits.
101	<b>DAC DB08</b>	Digital Output Data Bits.
102	<b>DAC DB09</b>	Digital Output Data Bits.
103	<b>DAC DB10</b>	Digital Output Data Bits.
104	<b>DAC DB11 MSB</b>	Digital Output Data Bits.
105	<b>GND</b>	Dedicated Ground Pin
106	<b>GND</b>	Dedicated Ground Pin
107	<b>3.3V PIN4</b>	3.3V output
108	<b>5V PIN4</b>	5V output
109	<b>5V PIN5</b>	5V output
110	<b>3.3V PIN5</b>	3.3V output
111	<b>GND</b>	Dedicated Ground Pin
112	<b>GND</b>	Dedicated Ground Pin
113	<b>Rs</b>	Boolean(H/L) H: DATA, L: Instruction code
114	<b>Rw</b>	Boolean(H/L) H: Read (MPU(Module) L: Write (MPU(Module)
115	<b>E</b>	Chip enable signal (Output)

116	<b>LCDD0</b>	Data bit 0 (H/L)
117	<b>LCDD1</b>	Data bit 1 (H/L)
118	<b>LCDD2</b>	Data bit 2 (H/L)
119	<b>LCDD3</b>	Data bit 3 (H/L)
120	<b>LCDD4</b>	Data bit 4 (H/L)
121	<b>LCDD5</b>	Data bit 5 (H/L)
122	<b>LCDD6</b>	Data bit 6 (H/L)
123	<b>LCDD7</b>	Data bit 7 (H/L)
124	<b>GPI/O30</b>	General purpose input output
125	<b>GPI/O31</b>	General purpose input output
126	<b>Analog GP I/O3</b>	Analog General purpose input output
127	<b>GND</b>	Dedicated Ground Pin
128	<b>LED1</b>	LED in common cathode controlled by active high output pin
129	<b>LED2</b>	LED in common cathode controlled by active high output pin
130	<b>LED3</b>	LED in common cathode controlled by active high output pin
131	<b>LED4</b>	LED in common cathode controlled by active high output pin
132	<b>LED5</b>	LED in common cathode controlled by active high output pin
133	<b>LED6</b>	LED in common cathode controlled by active high output pin
134	<b>LED7</b>	LED in common cathode controlled by active high output pin
135	<b>LED8</b>	LED in common cathode controlled by active high output pin
136	<b>SWTCH1</b>	Reads input from active high switch
137	<b>SWTCH2</b>	Reads input from active high switch
138	<b>SWTCH3</b>	Reads input from active high switch
139	<b>SWTCH4</b>	Reads input from active high switch
140	<b>SWTCH5</b>	Reads input from active high switch
141	<b>SWTCH6</b>	Reads input from active high switch
142	<b>SWTCH7</b>	Reads input from active high switch
143	<b>SWTCH8</b>	Reads input from active high switch



144	<del>RESET</del>	Resets the FPGA
-----	------------------	-----------------

## 2 DAC



## Pin Functions

### LTC1666

**REFOUT (Pin 15):** Internal Reference Voltage Output. Nominal value is 2.5V. Requires a 0.1μF bypass capacitor to AGND.

**I<sub>REFIN</sub> (Pin 16):** Reference Input Current. Nominal value is 1.25mA for I<sub>FS</sub> = 10mA. I<sub>FS</sub> = I<sub>REFIN</sub> • 8.

**AGND (Pin 17):** Analog Ground.

**LADCOM (Pin 18):** Attenuator Ladder Common. Normally tied to GND.

**I<sub>OUT B</sub> (Pin 19):** Complementary DAC Output Current. Full-scale output current occurs when all data bits are 0s.

**I<sub>OUT A</sub> (Pin 20):** DAC Output Current. Full-scale output current occurs when all data bits are 1s.

**COMP1 (Pin 21):** Current Source Control Amplifier Compensation. Bypass to V<sub>SS</sub> with 0.1μF.

**COMP2 (Pin 22):** Internal Bypass Point. Bypass to V<sub>SS</sub> with 0.1μF.

**V<sub>SS</sub> (Pin 23):** Negative Supply Voltage. Nominal value is -5V.

**DGND (Pin 24):** Digital Ground.


**V<sub>DD</sub> (Pin 25):** Positive Supply Voltage. Nominal value is 5V.

**CLK (Pin 26):** Clock Input. Data is latched and the output is updated on positive edge of clock.

**DB11 to DB0 (Pins 27, 28, 1 to 10):** Digital Input Data Bits.


# TYPICAL APPLICATION

## LTC1668, 16-Bit, 50Msps DAC




# PACKAGE DESCRIPTION

**G Package**  
**28-Lead Plastic SSOP (5.3mm)**  
 (Reference LTC DWG # 05-08-1640)



- NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
  2. DIMENSIONS ARE IN MILLIMETERS (INCHES)
  3. DRAWING NOT TO SCALE
- \*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .152mm (.006") PER SIDE
- \*\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE

### 3.ADC



$T_{JMAX} = 125^{\circ}\text{C}$ ,  $\theta_{JA} = 80^{\circ}\text{C/W}$

### Pin Functions

**+A<sub>IN</sub> (Pin 1):** Positive Analog Input.

**-A<sub>IN</sub> (Pin 2):** Negative Analog Input.

**V<sub>CM</sub> (Pin 3):** 2.5V Reference Output. Optional input common mode for single supply operation. Bypass to GND with a 1 $\mu$ F to 10 $\mu$ F ceramic.

**SENSE (Pin 4):** Reference Programming Pin. Ground selects  $V_{REF} = 4.096\text{V}$ . Short to  $V_{REF}$  for 2.048V. Connect SENSE to  $V_{DD}$  to drive  $V_{REF}$  with an external reference.

**V<sub>REF</sub> (Pin 5):** DAC Reference. Bypass to GND with a 1 $\mu$ F to 10 $\mu$ F ceramic.

**V<sub>DD</sub> (Pin 23):** Analog 5V Supply. Bypass to GND with a 1 $\mu$ F ceramic.

**GND (Pin 24):** Analog Power Ground.

**V<sub>SS</sub> (Pin 25):** Negative Supply. Can be -5V or 0V. If  $V_{SS}$  is not shorted to GND, bypass to GND with a 1 $\mu$ F ceramic.

**GND (Pin 6):** DAC Reference Ground.

**V<sub>DD</sub> (Pin 7):** Analog 5V Supply. Bypass to GND with a 1 $\mu$ F to 10 $\mu$ F ceramic.

**GND (Pin 8):** Analog Power Ground.

**D11 to D0 (Pins 9 to 20):** Data Outputs. The output format is two's complement.

**OGND (Pin 21):** Output Logic Ground. Tie to GND.


**OV<sub>DD</sub> (Pin 22):** Positive Supply for the Output Logic. Connect to Pin 23 for 5V logic. If not shorted to Pin 23, bypass to GND with a 1 $\mu$ F ceramic.

**CLK (Pin 26):** Conversion Start Signal. This active high signal starts a conversion on its rising edge.

**OF (Pin 27):** Overflow Output. This signal is high when the digital output is 0111111111 or 100000000000.


**GAIN (Pin 28):** Gain Select for Input PGA. 5V selects an input gain of 1, 0V selects a gain of 2.

## TYPICAL APPLICATION



## PACKAGE DESCRIPTION

**GN Package**  
**28-Lead Plastic SSOP (Narrow 0.150)**  
 (LTC DWG # 05-08-1641)




- NOTE:
1. CONTROLLING DIMENSION: INCHES
  2. DIMENSIONS ARE IN INCHES (MILLIMETERS)
  3. DRAWING NOT TO SCALE

\*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

\*\*DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE


## 4. Keypad Encoder




### Pin Functions

<b>DATAout A</b>	Data channel b/w encoder and core ICs
<b>DATAout B</b>	Data channel b/w encoder and core ICs
<b>DATAout C</b>	Data channel b/w encoder and core ICs
<b>DATAout D</b>	Data channel b/w encoder and core ICs
<b>Output Enable</b>	Active low, output enabler for keypad encoder
<b>DATAAVAILABLE</b>	Active high for no data passing (indicates that input is possible)

**Synchronous Handshake (MM74C922)**





## Physical Dimensions inches (millimeters) unless otherwise noted




## 5. LOD



Pin No.	Symbol	Level	Description
1	V <sub>SS</sub>	0V	Ground
2	V <sub>DD</sub>	5.0V	Supply Voltage for logic
3	VO	(Variable)	Operating voltage for LCD
4	RS	H/L	H: DATA, L: Instruction code
5	R/W	H/L	H: Read(MPU→Module) L: Write(MPU→Module)
6	E	H,H→L	Chip enable signal
7	DB0	H/L	Data bit 0
8	DB1	H/L	Data bit 1
9	DB2	H/L	Data bit 2
10	DB3	H/L	Data bit 3
11	DB4	H/L	Data bit 4
12	DB5	H/L	Data bit 5
13	DB6	H/L	Data bit 6
14	DB7	H/L	Data bit 7
15	A	—	LED +
16	K	—	LED —



LED-H/L B/L	High	Low
H1	13.5	12.1
H2	8.9	7.5




PIN NO.	SYMBOL
1	V <sub>ss</sub>
2	V <sub>dd</sub>
3	V <sub>o</sub>
4	RS
5	R/W
6	E
7	DB0
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7
15	A/V <sub>ee</sub>
16	K

The non-specified tolerance of dimension is  $\pm 0.3\text{mm}$ .





## 6.USB (type A and type B)



**TABLE 1-1: PINOUT DESCRIPTION**

Pin Name	PDIP, SOIC, SSOP	QFN	Pin Type	Standard Function	Alternate Functions
GP0	2	1	I/O	General-purpose I/O or alternate function pin	SSPND (OUT) Signals when the host has entered Suspend mode LED_URx (OUT) UART Rx LED activity output (factory default)
GP1	3	2	I/O	General-purpose I/O or alternate function pin	CLKR (OUT) Clock Reference Output ADC1 (IN) ADC Channel 1 LED_UTx (OUT) UART Tx Led activity output (factory default) IOC (IN) External interrupt edge detector
RST	4	3	I	Reset input (with internal pull-up)	N/A
URx	5	4	I	UART Rx pin (input)	N/A
UTx	6	5	O	UART Tx pin (output)	N/A
GP2	7	6	I/O	General-purpose I/O or alternate function pin	USBCFG (OUT) USB device configured status (factory default) ADC2 (IN) ADC Channel 2 DAC1 (OUT) DAC Output 1
GP3	8	7	I/O	General-purpose I/O or alternate function pin	LED_I2C (OUT) USB-I <sup>2</sup> C traffic indicator (factory default) ADC3 (IN) ADC Channel 3 DAC2 (OUT) DAC Output 2
SDA	9	8	I/O	I <sup>2</sup> C Data line	N/A
SCL	10	9	I/O	I <sup>2</sup> C Clock line	N/A
VUSB	11	10	USB	USB Power pin (internally connected to 3.3V) Should be locally bypassed with a high-quality ceramic capacitor	
D-	12	11	USB	USB D-	
D+	13	12	USB	USB D+	
VSS	14	13	P	Ground	
NC	—	14 15	—	Not Connected	
VDD	1	16	P	Power	
EP	—	17	—	Exposed Thermal Pad (EP) Do not electrically connect.	

Block Diagram




RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			2.50
Optional Center Pad Length	T2			2.50
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X16)	X1			0.35
Contact Pad Length (X16)	Y1			0.80
Distance Between Pads	G	0.30		

## 7. Power Supply



### a12Vto5V




**Pin Functions**

NO.	NAME	TYPE	DESCRIPTION
1, 11	PGND	G	Power ground terminal. Connect to system ground and AGND. Connect to $C_{IN}$ with short wide traces.
2, 10	VIN	P	Input supply to regulator. Connect to $C_{IN}$ with short wide traces.
3	NC	—	Connect the SW pin to NC on the PCB. This simplifies the connection from the $C_{BOOT}$ capacitor to the SW pin. This pin has no internal connection to the regulator.
4	BOOT	P	Boot-strap supply voltage for internal high-side driver. Connect a high-quality 100-nF capacitor from this pin to the SW pin. Connect the SW pin to NC on the PCB. This simplifies the connection from the $C_{BOOT}$ capacitor to the SW pin.
5	VCC	P	Internal 5-V LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high-quality 1- $\mu$ F capacitor from this pin to GND.
6	AGND	G	Analog ground for regulator and system. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.
7	FB	A	Feedback input to regulator. Connect to tap point of feedback voltage divider. DO NOT FLOAT. DO NOT GROUND.
8	PG	A	Open drain power-good flag output. Connect to suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. Goes low when EN = Low. Can be open or grounded when not used.
9	EN	A	Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN; DO NOT FLOAT.
12	SW	P	Regulator switch node. Connect to power inductor. Connect the SW pin to NC on the PCB. This simplifies the connection from the $C_{BOOT}$ capacitor to the SW pin.

A = Analog, P = Power, G = Ground



## b.5Vto3.3V



### PIN FUNCTIONS

**V<sub>OUT</sub> (Pin 1):** Regulated Output Voltage. For best performance, V<sub>OUT</sub> should be bypassed with a 6.8 $\mu\text{F}$  (min) low ESR capacitor as close as possible to the pin.

**GND (Pin 2):** Ground. Should be tied to a ground plane for best performance.


**SHDN (Pin 3):** Active Low Shutdown Input. A low on SHDN disables the LTC1754. SHDN must not be allowed to float.

**C<sup>-</sup> (Pin 4):** Flying Capacitor Negative Terminal.

**V<sub>IN</sub> (Pin 5):** Input Supply Voltage. V<sub>IN</sub> should be bypassed with a 6.8 $\mu\text{F}$  (min) low ESR capacitor.

**C<sup>+</sup> (Pin 6):** Flying Capacitor Positive Terminal.

## TYPICAL APPLICATION




### Regulated 3.3V Output from 2V to 4.4V Input

$$\begin{aligned}V_{OUT} &= 3.3\text{V} \pm 4\% \\I_{OUT} &= 0\text{mA TO } 20\text{mA}, V_{IN} > 2.0\text{V} \\I_{OUT} &= 0\text{mA TO } 40\text{mA}, V_{IN} > 2.5\text{V}\end{aligned}$$

**PACKAGE DESCRIPTION** Dimensions in inches (millimeters), unless otherwise noted.


**S6 Package**  
**6-Lead Plastic SOT-23**  
(LTC DWG # 05-08-1634)



- NOTE:
1. DIMENSIONS ARE IN MILLIMETERS
  2. DIMENSIONS ARE INCLUSIVE OF PLATING
  3. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
  4. MOLD FLASH SHALL NOT EXCEED 0.254mm
  5. PACKAGE EIAJ REFERENCE IS SC-74A (EIAJ)


**c5Vto-5V**


**DPD Package**  
**12-Pin WSON**  
(Top View)



Pin Functions


PIN		DESCRIPTION
NAME	NO.	
AGND	5	Analog ground
AVIN	11	Internal logic supply pin
EN	7	Enable of boost and buck-boost converter
GND	4, 6, 8	Ground
SWP	1	Switch pin of the boost converter
PGND	2	Power ground of the boost converter
PVIN	12	Supply pin for the negative buck-boost converter. Place a capacitor close to this pin.
SWN	10	Switch pin of the negative buck-boost converter
VNEG	9	Output of the negative buck-boost converter ( $V_{NEG}$ ), place a capacitor close to this pin.
VPOS	3	Output of the boost converter ( $V_{POS}$ ), place a capacitor close to this pin.
Exposed thermal pad		Exposed thermal pad. Connect this pad to all GND pins.






## 8. LEDs and Switches

### a LED











b.Switch




SPDT

Function	Toggle Position		
			
1	ON	NONE	ON
2	ON	NONE	(ON)
3	ON	OFF	ON
Terminals	2-3	n/a	2-1




9.Miscellaneous

1. Resistors



TECHNICAL SPECIFICATIONS	
DESCRIPTION	RCS0402 e3
Imperial size	0402
Metric size code	RR1005M
Resistance range	
Resistance tolerance	
Temperature coefficient	
Rated dissipation, $P_{70}$ <sup>(1)</sup>	0.2 W
Operating voltage, $U_{max. AC_{RMS}/DC}$	50 V
Permissible film temperature, $\vartheta_F max.$ <sup>(1)</sup>	
Operating temperature range	
Max. resistance change at $P_{70}$ for resistance range, $ \Delta R/R $ after: <div>1000 h 8000 h</div>	
Permissible voltage against ambient (insulation): <div>1 min, <math>U_{ins}</math></div>	75 V


## SOLDER PAD DIMENSIONS



RECOMMENDED SOLDER PAD DIMENSIONS								
TYPE / SIZE	WAVE SOLDERING				REFLOW SOLDERING			
	G (mm)	Y (mm)	X (mm)	Z (mm)	G (mm)	Y (mm)	X (mm)	Z (mm)
RCS0402 e3	-	-	-	-	0.45	0.6	0.6	1.65
RCS0603 e3	0.65	1.10	1.25	2.85	0.75	0.75	1.00	2.15
RCS0805 e3	0.90	1.30	1.60	3.50	1.00	0.95	1.45	2.90
RCS1206 e3	1.40	1.40	1.95	4.20	1.50	1.05	1.80	3.60

## 2 Capacitors

### External Dimensions:



The outline of MLCC


### General Electrical Data:

Dielectric	NP0	X7R	Y5V
Size	0402, 0603, 0805, 1206, 1210, 1812		
Capacitance*	0.5pF to 0.1μF	100pF to 0.82μF	10nF to 0.68μF
Capacitance tolerance**	Cap≤5pF: B (±0.1pF), C (±0.25pF) 5pF<Cap<10pF: C (±0.25pF), D (±0.5pF) Cap≥10pF: F (±1%), G (±2%), J (±5%), K (±10%)	J (±5%), K (±10%), M (±20%)	M (±20%), Z (-20/+80%)
Rated voltage (WVDC)	10V, 16V, 25V, 50V, 100V	6.3V, 10V, 16V, 25V, 50V, 100V	
DF (Tan δ)*	Cap<30pF: Q≥400+20C Cap≥30pF: Q≥1000	Note 1	
Operating temperature	-55°C to +125°C		-55°C to +85°C
Capacitance change	±30ppm	±15%	
Termination	Ni/Sn (lead-free termination)		

Size Inch (mm)	L (mm)	W (mm)	T (mm)/Symbol		Remark	MB (mm)
0402 (1005)	1 ±0.05	0.5 ±0.05	0.5 ±0.05	N	#	0.25 +0.05/-0.1
0603 (1608)	1.6 ±0.1	0.8 ±0.1	0.8 ±0.07	S	-	0.4 ±0.15
	1.6 +0.15/-0.1	0.8 +0.15/-0.1	0.8 +0.15/-0.1	X	-	
0805 (2012)	2 ±0.15	1.25 ±0.1	0.6 ±0.1	A	-	0.5 ±0.2
			0.8 ±0.1	B	-	
			1.25 ±0.1	D	#	
	2 ±0.2	1.25 ±0.2	1.25 ±0.2	I	#	
1206 (3216)	3.2 ±0.15	1.6 ±0.15	0.8 ±0.1	B	-	0.6 ±0.2
			0.95 ±0.1	C	-	
			1.15 ±0.15	J	#	
			1.25 ±0.1	D	#	
			1.6 ±0.2	G	#	
	3.2 +0.3/-0.1	1.6 +0.3/-0.1	1.6 +0.3/-0.1	P	#	
1210 (3225)	3.2 ±0.3	2.5 ±0.2	0.95 ±0.1	C	#	0.75 ±0.25
			1.25 ±0.1	D	#	
	3.2 ±0.4	2.5 ±0.3	1.6 ±0.2	G	#	
			2 ±0.2	K	#	
			2.5 ±0.3	M	#	
1812 (4532)	4.5 ±0.4	3.2 ±0.3	1.25 ±0.1	D	#	0.75 ±0.25
			2 ±0.2	K	#	

### 3. Inductors


## TFM322512ALMA



#### CHARACTERISTICS SPECIFICATION TABLE

L		L measuring frequency		DC resistance		Rated current*				Rated voltage	Part No.
(μH)	Tolerance	(MHz)	(mΩ)max.	(mΩ)typ.	Isat (A)max.	(A)typ.	Itemp (A)max.	(A)typ.	(V)max.		
1.0	±20%	1	37	30	4.6	5.1	4.0	4.4	20		<a href="#">TFM322512ALMA1R0MTAA</a>
1.5	±20%	1	57	46	4.0	4.5	3.2	3.5	20		<a href="#">TFM322512ALMA1R5MTAA</a>
2.2	±20%	1	77	64	3.3	3.6	2.7	3.0	20		<a href="#">TFM322512ALMA2R2MTAA</a>
3.3	±20%	1	113	97	2.5	2.8	2.3	2.5	20		<a href="#">TFM322512ALMA3R3MTAA</a>
4.7	±20%	1	151	127	2.2	2.5	1.9	2.1	20		<a href="#">TFM322512ALMA4R7MTAA</a>
6.8	±20%	1	260	220	1.8	2.1	1.4	1.6	20		<a href="#">TFM322512ALMA6R8MTAA</a>
10	±20%	1	360	305	1.6	1.8	1.2	1.4	20		<a href="#">TFM322512ALMA100MTAA</a>

## ■ RECOMMENDED LAND PATTERN



## 4 Keypad(switches)

## TACT SWITCHES RADIAL LEAD



### SPECIFICATIONS

Contact Rating:	50mA @ 12 VDC
Life Expectancy:	100,000 cycles
Contact Resistance:	100mΩ max., typical @ 2-4 VDC 100mA for both silver plated contacts
Insulation Resistance:	100MΩ min.
Dielectric Strength:	250 VAC
Actuation Force:	100 ± 50 gf, 160 ± 50 gf, 260 ± 50 gf
Operating Temperature:	-20°C to 70°C
Travel:	0.25 Typ

### FEATURES & BENEFITS

- Designed for automatic feed
- Radial lead packaging

### APPLICATIONS/MARKETS

- Telecommunications
- Consumer Electronics
- Audio/visual
- Medical
- Testing/instrumentation
- Computer/servers/peripherals

## TL 59




### STANDARD RADIAL LEAD






Actuator Length (L) in mm		
N = 4.3	C = 8.0	P = 8.5
A = 5.0	F = 7.0	SP = 2.8 <input type="checkbox"/>
B = 9.5	E = 7.3	


### Operating Force

F100 = 100 ± 50gf
F160 = 160 ± 50gf
F260 = 260 ± 50gf






## 6. Usb port A



## 7. Usb port B




## 8. Power supply port

**MODEL:** PJ-102A | **DESCRIPTION:** DC POWER JACK

### FEATURES


- 2.0 mm center pin
- 2.5 A rating
- right-angle orientation
- through hole
- tapered pins






## MECHANICAL DRAWING

units: mm[inches]  
tolerance:  
X.X  $\pm 0.2$ mm  
X.XX  $\pm 0.1$ mm  
X.XXX  $\pm 0.05$ mm



	MATERIAL	PLATING
center pin	copper	nickel
terminal 1	brass	tin
terminal 2	copper alloy	tin
terminal 3	brass	tin
plastic	PBT	

## 9.Berg Connector



### SPECIFICATION:

#### MATERIAL:

MOULDING = PA9T, UL94V-0, BLACK

CONTACT = BRASS

FINISH = 0.76-1.52 $\mu$  NICKEL ALL OVER,  
0.012 $\mu$  MIN GOLD ON CONTACT AREA,  
2.54-5.08 $\mu$  100% TIN ON TAILS

#### ELECTRICAL:

CURRENT RATING = 1A

CONTACT RESISTANCE = 20m $\Omega$  MAX

INSULATION RESISTANCE = 1000M $\Omega$  MAX

VOLTAGE PROOF = 500V AC FOR ONE MINUTE

#### MECHANICAL:

DURABILITY = 500 CYCLES

#### ENVIRONMENTAL:

OPERATING TEMPERATURE = -40°C TO +105°C

#### PACKING:

BOX

FOR COMPLETE SPECIFICATION, SEE COMPONENT  
SPECIFICATION C029XX (LATEST ISSUE)



