



LimeSDR-XTRX\_v1.0


CONTROLLED IMPEDANCE

GENERAL PARAMETERS		
Parameter	Layer/Layers	Value
Copper foil thickness	Top	17.5um
Dielectric thickness between layers	Top-L2	102um (4 mils)
Dielectric permittivity between layers (Er)		4.2
Copper foil thickness	Bottom	17.5um
Dielectric thickness between layers	Bottom-L7	102um (4 mils)
Dielectric permittivity between layers (Er)		4.2

CALCULATIONS


RF (Top)	Target impedance	Single-ended	50R
	Additional comments	Top layer, no side GND plane	
	Top layer copper foil thickness	17.5um	
	Track width	0.18mm	
	Distance to reference plane	>3h	
	Dielectric thickness between layers	Top-L2	102um (4 mils)
	Dielectric permittivity between layers (Er)		4.2
	Approximate microstrip line impedance	50 Ohms (+/- 10% tolerance)	
RF (Top)	Target impedance	Differential	100R
	Additional comments	Top layer, no side GND plane	
	Top layer copper foil thickness	17.5um	
	Track width	0.1 mm (3.93 mils)	
	Track spacing	0.1 mm (3.93 mils)	
	Distance to reference plane	>3h	
	Dielectric thickness between layers	Top-L2	102um (4 mils)
	Dielectric permittivity between layers (Er)		4.2
	Approximate microstrip line impedance	100 Ohms (+/- 10% tolerance)	
RF (Bottom)	Target impedance	Single-ended	50R
	Additional comments	Bottom layer, no side GND plane	
	Top layer copper foil thickness	17.5 um	
	Track width	0.18mm	
	Distance to reference plane	>3h	
	Dielectric thickness between layers	Bottom-L7	102um (4 mils)
	Dielectric permittivity between layers (Er)		4.2
	Approximate microstrip line impedance	49.99 Ohms (+/- 10% tolerance)	
PCIe (Top and Bottom)	Target impedance	Differential	85R
	Additional comments	Top/Bottom layers, no side GND	
	Top layer copper foil thickness	17.5 um	
	Track width	0.14 mm (5.5 mils)	
	Track spacing	0.1 mm (3.93 mils)	
	Distance to reference plane	>3h	
PCIe (Top and Bottom)	Dielectric thickness between layers	Top-L2 Bottom-L7	173um (6.8 mils)
	Dielectric permittivity between layers (Er)		4.2
	Approximate microstrip line impedance	85 Ohms (+/- 10% tolerance)	

STACKUP AND LAYER DESCRIPTION



VERY IMPORTANT NOTES

GENERAL PCB SPECS			ADDITIONAL REQUIREMENTS	
Minimum copper to copper spacing	0.1mm (3.9mil)		<ul style="list-style-type: none"><li>All 0.2mm vias including 0.35mm ring and 0.2mm drill via-in-pads (IC1 and IC7) must be resin filled with metal cap.</li></ul>	
Minimum track width	0.1mm (3.9mil)			
PCB thickness	1mm +/-10%		<ul style="list-style-type: none"><li>IC1 thermal pad vias with 0.4mm ring and 0.2mm drill must be resin filled with metal cap. IC1 thermal pad vias with 0.5mm ring and 0.2mm drill must be left open (NO resin fill with metal cap). 4 vias in total, marked with note.</li></ul>	
PCB material	IT-180A preferred or equivalent RF-rated material (up to 3 GHz or higher)			
Copper weight	External layer	0.5 oz+plating	<ul style="list-style-type: none"><li>Electrical test : 100 % netlist.</li></ul>	
	Internal layer	1 oz		
Solder mask	DARK BLUE		<ul style="list-style-type: none"><li>Boards are to be individually bagged.</li></ul>	
	Both sides			
	Halogen free			
	Glossy finish (NOT matte)		<ul style="list-style-type: none"><li>PCB vendor to silkscreen UL and RoHS compliance marks, vendor logo and date code on bottom where shown (ignore if none of the info will be placed on PCB)</li></ul>	
Silkscreen	White epoxy ink			
	Both sides		<ul style="list-style-type: none"><li>Assembly note: Assembly house MUST provide notes in paper with shipped board if there were any changes during assembly and the board is not assembled 100% according to BOM and P&amp;P files. Note example:<ul style="list-style-type: none"><li>PartInitial BOM asm. noteCurrent PCB statusComment</li><li>R1IC5FITFITNFNFNot mounted due to bad footprintNot mounted due to part shortage</li></ul></li></ul>	
	Halogen free			
	No silkscreen on pads			
Hole types on the PCB and information	Plated <input checked="" type="checkbox"/>	Non-plated <input checked="" type="checkbox"/>		
	<ul style="list-style-type: none"><li>Hole diameters are final</li><li>manufactured diameters INCLUDING HOLE METALIZATION.</li></ul>			
Route process	U-score <input type="checkbox"/>	Tab route <input checked="" type="checkbox"/>	<ul style="list-style-type: none"><li>PCIe REQUIREMENT #1: PCI EXPRESS pads (top and bottom) - 30 micro inches of gold over 50 micro inches nickel plating</li></ul>	
	U-score and tab route <input type="checkbox"/>			
Panel	Yes <input type="checkbox"/>	No <input checked="" type="checkbox"/>	<ul style="list-style-type: none"><li>PCIe REQUIREMENT #2: Board edge below PCI pads must be chamfered (as shown). Edges must be free of cutting burrs</li></ul>	
Surface finish (both sides)	HASL lead free <input type="checkbox"/>			
	HASL with lead <input type="checkbox"/>			
	Immersion gold <small>0.05-0.10um of gold over 2.50-5.00um of nickel</small> <input checked="" type="checkbox"/>		<ul style="list-style-type: none"><li>PCIe REQUIREMENT #3: PCIe finger leader lines are acceptable</li></ul>	
	OSP <input type="checkbox"/>			
	Hard gold <small>PCIe fingers</small> <input checked="" type="checkbox"/>			



PCI connector  
edge chamfer ← PCIe REQUIREMENTS #2 AND #3

45 (+/- 7)  
degrees

0.25mm

1mm +/- 0.1mm

PCIe REQUIREMENT #1

0,25cm

2,42cm

2x R=1,30mm

2,97cm

5,61cm

5,08cm

6,40cm

