

Politechnika Poznańska

Document name  
**LogAn.sch**

Drawn by:  
**Ivan Perehiniak**

Controlled by:

Document type  
**Schematic diagram**


**Logic Analyzer  
based on FPGA**

Status  
**Finished**

**Master thesis**

Rev.	Date	Lng.	Sheet
1	2020-11-01		1/8

A4



Politechnika Poznańska

Document name  
**FPGA\_Config.sch**

Drawn by:  
**Ivan Perehinskiy**

Controlled by:


Document type  
**Schematic diagram**

**Logic Analyzer  
based on FPGA**

Status  
**Finished**

**Master thesis**

Rev. <b>1</b>	Date <b>2020-11-01</b>	Lng. <b>2/8</b>
------------------	---------------------------	--------------------



Politechnika Poznańska

Document name  
**DDR3.sch**

Drawn by:  
**Ivan Perehiniak**

Controlled by:


Document type  
**Schematic diagram**

Logic Analyzer  
based on FPGA

Status  
**Finished**

Master thesis

Rev.	Date	Lng.	Sheet
1	2020-11-01		3/8



Politechnika Poznańska

Document name  
**IO\_Protection.sch**

Drawn by:  
**Ivan Perehinskiy**

Controlled by:

Document type  
**Schematic diagram**


**Logic Analyzer  
based on FPGA**

Status  
**Finished**

**Master thesis**

Rev.	Date	Lng.	Sheet
1	2020-11-01		4/8





Politechnika Poznańska

Document name  
**Communication.sch**

Drawn by:  
**Ivan Perehiniak**

Controlled by:

Document type  
**Schematic diagram**




**Logic Analyzer  
based on FPGA**

Status  
**Finished**

**Master thesis**

Rev.	Date	Lng.	Sheet
1	2020-11-01		6/8





Politechnika Poznańska

Document name  
**Power\_supply.sch**

Drawn by:  
**Ivan Perehinskiy**

Controlled by:

Document type  
**Schematic diagram**

**Logic Analyzer  
based on FPGA**

Status  
**Finished**

**Master thesis**

Rev.	Date	Lng.	Sheet
1	2020-11-01		8/8

A4